Electrical computers and digital processing systems: processing – Processing architecture – Superscalar
Patent
1998-09-22
2000-03-14
Donaghue, Larry D.
Electrical computers and digital processing systems: processing
Processing architecture
Superscalar
712218, 712217, G06G 938
Patent
active
060386533
ABSTRACT:
The high-performance, RISC core based microprocessor architecture includes an instruction fetch unit for fetching instruction sets from an instruction store and an execution unit that implements the concurrent execution of a plurality of instructions through a parallel array of functional units. The fetch unit generally maintains a predetermined number of instructions in an instruction buffer. The execution unit includes an instruction selection unit, coupled to the instruction buffer, for selecting instructions for execution, and a plurality of functional units for performing instruction specified functional operations. A unified instruction scheduler, within the instruction selection unit, initiates the processing of instructions through the functional units when instructions are determined to be available for execution and for which at least one of the functional units implementing a necessary computational function is available. Unified scheduling is performed across mutliple execution data paths, where each execution data path, and corresponding functional units, is generally optimized for the type of computational function that is to be performed on the data: integer, floating point, and boolean. The number, type and computational specifics of the functional units provided in each data path, and as between data paths, are mutually independent.
REFERENCES:
patent: H1291 (1994-02-01), Hinton et al.
patent: 3346851 (1967-10-01), Thorton et al.
patent: 3771138 (1973-11-01), Celtruda et al.
patent: 4200927 (1980-04-01), Hughes et al.
patent: 4296470 (1981-10-01), Farichild et al.
patent: 4410939 (1983-10-01), Kawakami
patent: 4434641 (1984-02-01), Puhl
patent: 4459657 (1984-07-01), Murao
patent: 4626989 (1986-12-01), Torii
patent: 4675806 (1987-06-01), Uchida
patent: 4722049 (1988-01-01), Lahti
patent: 4752873 (1988-06-01), Shonai et al.
patent: 4807115 (1989-02-01), Torng
patent: 4811208 (1989-03-01), Myers et al.
patent: 4942525 (1990-07-01), Shintani et al.
patent: 5003462 (1991-03-01), Balner et al.
patent: 5129067 (1992-07-01), Johnson
patent: 5185872 (1993-02-01), Arnold et al.
patent: 5226126 (1993-07-01), McFarland et al.
patent: 5230068 (1993-07-01), Van Dyke et al.
patent: 5442757 (1995-08-01), McFarland et al.
patent: 5487156 (1996-01-01), Popescu et al.
patent: 5560032 (1996-09-01), Nguyen et al.
patent: 5561776 (1996-10-01), Popescu et al.
patent: 5574927 (1996-11-01), Scantlin
patent: 5574941 (1996-11-01), Horst
patent: 5592636 (1997-01-01), Popescu et al.
patent: 5625837 (1997-04-01), Popescu et al.
patent: 5627983 (1997-05-01), Popescu et al.
patent: 5640588 (1997-06-01), Vegesna et al.
patent: 5708841 (1998-01-01), Popescu et al.
patent: 5768575 (1998-06-01), McFarlnad et al.
patent: 5778210 (1998-07-01), Henstrom et al.
patent: 5797025 (1998-08-01), Popescu et al.
patent: 5832205 (1998-11-01), Kelly et al.
patent: 5832292 (1998-11-01), Nguyen et al.
patent: 5832293 (1998-11-01), Popescu et al.
Weiss et al., "Instruction Issue Logic in Pipelined Supercomputers," Reprinted from IEEE Trans. on Computers, vol. C-33, No. 11, Nov. 1984, pp. 1013-1022.
Tomasulo, R.M., "An Efficient Algorithm for Exploiting Multiple Arithmetic Units," IBM Journal, vol. 11, Jan. 1967, pp. 25-33.
Tjaden et al., "Detection and Parallel Execution of Independent Instructions," IEEE Trans. On Computers, vol. C-19, No. 10, Oct. 1970, pp. 889-895.
Smith et al., "Limits on Multiple Instruction Issue," Proceedings of the 3rd International Conference on Architectural upport for Programming Languages and Operating Systems, Apr. 1989, pp. 290-302.
Pleszkun et al., "The Performance Potential of Multiple Functional Unit Processors," Proceedings of the 15th Annual Symposium on Computer Architecture, Jun. 1988, pp. 37-44.
Pleszkun et al., "WISQ: A Restartable Architecture Using Queues," Proceedings of the 14th International Symosium on Computer Architecture, Jun. 1987, pp. 290-299.
Patt et al., "Critical Issues Regarding HPS, A High Performance Microarchiteture," Proceedings of the 18th Anual Workshop on Microprogramming, Dec. 1985, pp. 109-116.
Hwu et al., "Checkpoint Repair for High-Performance Out-of-Order Execution Machines," IEEE Trans. On Computers, vol. C-36, No. 12, Dec. 1987, pp. 1496-1514.
Patt et al., "HPS, A New Microarchitecture: Rationale and Introduction," Proceedings of the 18th Annual Workshop on Microprogramming, Dec. 1985, pp. 103-108.
Keller, R.M., "Look-Ahead Processors," Computing Surveys, vol. 7, No. 4, Dec. 1975, pp. 177-195.
Jouppi et al., "Available Instruction-Level Parallelism for Superscalar and Superpipelined Machines," Proceedings of the 3rd International Conference on Architectural Support for Programming Languages and Operating Systems, Apr. 1989, pp. 272-282.
Hwu et al., "HPSm, a High Performance Restricted Data Flow Architecture Having Minimal Functionality," Proceedings from ISCA-13, Tokyo, Japan, Jun. 2-5, 1986, pp. 297-306.
Hwu et al., "ExploitingParallel Microprocessor Microarchitecture with a Compiler Code Generator," Proceedings of the 15th Annual Symposium on Computer Architecture, Jun. 1988, pp. 45-53.
Colwell et al., "A VLIW Architecture for a Trace Scheduling Compiler," Proceedings of the 2nd International Conference on Architectural Support for Programming Languages and Operating Systems, Oct. 1987, pp. 180-192.
Uht, A.K., "An Efficient Hardware Algorithm to Extract Concurrency From General-Purpose Code," Proceedings of the 19th Annual Hawaii International Conference on System Sciences, 1986, pp. 41-50.
Charlesworth, A.E., "An Approach to Scientific Array Processing: The Architectural Design of the AP-120B/FPS-164 Family," Computer, vol. 14, Sep. 1981, pp. 18-27.
Acosta, Ramon D. et al., "An Instruction Issuing Approach to Enhancing Performance in Multiple Functional Unit Processors," IEEE Transactions On Computers, vol. C-35, No. 9, Sep. 1986, pp. 815-828.
Johnson, William M., Super-Scalar Processor Design, (Dissertation), Copyright 1989, 134 pages.
Sohi, Gurindar S. and Sriram Vajapeyam, "Instruction Issue Logic for High-Performance, Interruptable Pipelined Processors," Conference Proceedings of the 14.sup.th Annual International Symosium on Computer Architecture, Jun. 2-5, 1987, pp. 27-34.
Smith, M.D. et al., "Boosting Beyond Static Scheduling in a Superscalar Processor," IEEE, 1990, pp. 344-354.
Murakami, K. et al., "SIMP (Single Instruction stream/Multiple Pipelining): A Novel High-SpeedSingle-Processor Architecture," ACM, 1989, pp. 78-85.
Jouppi, N.P., "The Nonuniform Distribution of Instructional-Level and Machine Parallelism and ItsEffect on Performance," IEEE Transactions on Computers, vol. 38, No. 12, Dec. 1989, pp. 1645-1658.
Horst, R.W. et al., "Multiple Instruction Issue in the NonStop Cyclone Processor," IEEE, 1990, pp. 216-226.
Goodman, J.R. and Hsu, W., "Code Scheduling and Register Allocation in Large Basic Blocks," ACM, 1988, pp. 442-452.
Lam, M.S., "Instruction Scheduling For Superscalar Architectures," Annu. Comput. Sci., vol. 4, 1990, pp. 173-201.
Aiken, A. and Nicolau, A., "Perfect Pipelining: A New Loop Parallelization Technique*," pp. 221-235.
Jouppi, N.H., "Integration and Packaging Plateaus of Processor Performance," IEEE, 1989, pp. 229-232.
Groves, R.D. and Oehler, R., "An IBM Second Generation RISC Processor Architecture," IEEE, 1989, pp. 134-137.
Smith et al., "Implementation of Precise Interrupts in Pipelined Processors," Proceedings of the 12th Annual International Symposium on Computer Architecture, Jun. 1985, pp. 36-44.
Wedig, R.G., Detection of Concurrecny in Directly Executed Language Instruction Streams, (Dissertation), Jun. 1982, pp. 1-179.
Agerwala et al., "High Performance Reduced Instruction Set Processors," IBM Research Division, Mar. 31, 1987, pp. 1-61.
Gross et al., "Optimizing Delayed Branches," Proceedings of the 5th Annual Workshop on Microprogramming, Oct. 5-7, 1982, pp. 114-120.
Charles Melear, Motorola, Inc., The Design of the 88000 RISC Family, IEEE Micro, vol. 9, No. 2, Apr. 1989, Los Alamitos, CA, U.S., pp. 26-38.
Patent Abstracts of Japan, vol. 010, No. 089, Apr 1986, & JP. A. 60 225 943 (Hitachi Seis
Garg Sanjiv
Hagiwara Yasuaki
Lau Te-Li
Lentz Derek J.
Miyayama Yoshiyuki
Donaghue Larry D.
Seiko Epson Corporation
LandOfFree
High-performance superscalar-based computer system with out-of-o does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High-performance superscalar-based computer system with out-of-o, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-performance superscalar-based computer system with out-of-o will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-179823