Electrical computers and digital processing systems: processing – Processing architecture – Superscalar
Reexamination Certificate
2005-07-05
2005-07-05
Pan, Daniel H. (Department: 2183)
Electrical computers and digital processing systems: processing
Processing architecture
Superscalar
C712S206000, C712S207000, C712S215000, C712S213000, C712S233000, C712S237000, C712S238000, C712S248000, C712S041000, C711S125000, C710S052000, C710S310000
Reexamination Certificate
active
06915412
ABSTRACT:
A high-performance, superscalar-based computer system with out-of-order instruction execution for enhanced resource utilization and performance throughput. The computer system fetches a plurality of fixed length instructions with a specified, sequential program order (in-order). The computer system includes an instruction execution unit including a register file, a plurality of functional units, and an instruction control unit for examining the instructions and scheduling the instructions for out-of-order execution by the functional units. The register file includes a set of temporary data registers that are utilized by the instruction execution control unit to receive data results generated by the functional units. The data results of each executed instruction are stored in the temporary data registers until all prior instructions have been executed, thereby retiring the executed instruction in-order.
REFERENCES:
patent: 3346851 (1967-10-01), Thornton et al.
patent: 3718912 (1973-02-01), Hasbrouck et al.
patent: 3771138 (1973-11-01), Celtruda et al.
patent: 3789365 (1974-01-01), Jen et al.
patent: 4034349 (1977-07-01), Monaco et al.
patent: 4200927 (1980-04-01), Hughes et al.
patent: 4228495 (1980-10-01), Bernhard et al.
patent: 4296470 (1981-10-01), Fairchild et al.
patent: 4315314 (1982-02-01), Russo
patent: 4410939 (1983-10-01), Kawakami
patent: 4434461 (1984-02-01), Puhl
patent: 4459657 (1984-07-01), Murao
patent: 4476525 (1984-10-01), Ishii
patent: 4626989 (1986-12-01), Torii
patent: 4644466 (1987-02-01), Saito
patent: 4675806 (1987-06-01), Uchida
patent: 4714994 (1987-12-01), Oklobdzija et al.
patent: 4722049 (1988-01-01), Lahti
patent: 4752873 (1988-06-01), Shonai et al.
patent: 4758948 (1988-07-01), May et al.
patent: 4766566 (1988-08-01), Chuang
patent: 4807115 (1989-02-01), Torng
patent: 4858105 (1989-08-01), Kuriyama et al.
patent: 4897810 (1990-01-01), Nix
patent: 4901228 (1990-02-01), Kodama
patent: 4901233 (1990-02-01), Liptay
patent: 4903196 (1990-02-01), Pomerene et al.
patent: 4924376 (1990-05-01), Ooi
patent: 4926323 (1990-05-01), Baror et al.
patent: 4942525 (1990-07-01), Shintani et al.
patent: 4985825 (1991-01-01), Webb, Jr. et al.
patent: 4992938 (1991-02-01), Cocke et al.
patent: 5003462 (1991-03-01), Blaner et al.
patent: 5101341 (1992-03-01), Circella et al.
patent: 5127091 (1992-06-01), Boufarah et al.
patent: 5129067 (1992-07-01), Johnson
patent: 5134561 (1992-07-01), Liptay
patent: 5155843 (1992-10-01), Stamm et al.
patent: 5187796 (1993-02-01), Wang et al.
patent: 5226126 (1993-07-01), McFarland et al.
patent: 5226170 (1993-07-01), Rubinfeld
patent: 5230068 (1993-07-01), Van Dyke et al.
patent: 5233694 (1993-08-01), Hotta et al.
patent: 5355460 (1994-10-01), Eickenmeyer et al.
patent: 5442757 (1995-08-01), McFarland et al.
patent: 5461715 (1995-10-01), Matsuo et al.
patent: 5473764 (1995-12-01), Chi
patent: 5487156 (1996-01-01), Popescu et al.
patent: 5488729 (1996-01-01), Vesegna et al.
patent: 5539911 (1996-07-01), Nguyen et al.
patent: 5561776 (1996-10-01), Popescu et al.
patent: 5574927 (1996-11-01), Scantlin
patent: 5592636 (1997-01-01), Popescu et al.
patent: 5625837 (1997-04-01), Popescu et al.
patent: 5627983 (1997-05-01), Popescu et al.
patent: 5651125 (1997-07-01), Witt et al.
patent: 5689720 (1997-11-01), Nguyen et al.
patent: 5708841 (1998-01-01), Popescu et al.
patent: 5768575 (1998-06-01), McFarland et al.
patent: 5778210 (1998-07-01), Henstrom et al.
patent: 5797025 (1998-08-01), Popescu et al.
patent: 5832205 (1998-11-01), Kelly et al.
patent: 5832293 (1998-11-01), Popescu et al.
patent: 5961629 (1999-10-01), Nguyen et al.
patent: 6038654 (2000-03-01), Nguyen et al.
patent: 6092181 (2000-07-01), Nguyen et al.
patent: 6101594 (2000-08-01), Nguyen et al.
patent: 6128723 (2000-10-01), Nguyen et al.
patent: 0 136 179 (1984-09-01), None
patent: 0 155 211 (1985-09-01), None
patent: 0 171 595 (1986-02-01), None
patent: 0 331 191 (1989-09-01), None
patent: 0 372 751 (1989-11-01), None
patent: 0 377 991 (1989-12-01), None
patent: 0 354 585 (1990-02-01), None
patent: 0 368 332 (1990-05-01), None
patent: 0 419 105 (1990-10-01), None
patent: 0 402 856 (1990-12-01), None
patent: 0 426 393 (1991-08-01), None
patent: 0 479 390 (1992-08-01), None
patent: 2 575 564 (1985-12-01), None
patent: 2 011 682 (1979-11-01), None
patent: 61-95447 (1986-06-01), None
patent: 64 36336 (1989-02-01), None
patent: 64-36366 (1989-02-01), None
patent: 2-22736 (1990-01-01), None
patent: 2-87229 (1990-03-01), None
patent: 2-130634 (1990-05-01), None
patent: 2-130635 (1990-05-01), None
patent: 2-278337 (1990-11-01), None
patent: 3-35322 (1991-02-01), None
patent: 3-137729 (1991-06-01), None
patent: 3-147134 (1991-06-01), None
patent: 2000-339159 (2000-12-01), None
patent: 2000-339160 (2000-12-01), None
patent: 2000-353090 (2000-12-01), None
patent: 2000-357091 (2000-12-01), None
Notice of Grounds For Rejection, dated Oct. 2, 2003, for Japanese Patent Application No. 2000-145123 (2 pages) with English translation (2 pages).
Notice of Grounds For Rejection, dated Oct. 2, 2003, for Japanese Patent Application No. 2000-145124 (2 pages) with English translation (2 pages).
Notice of Grounds for Rejection, dated Oct. 3, 2003, for Japanese Patent Application No. 2000-145125 (3 pages) with English translation (4 pages).
Notice of Grounds for Rejection, dated Oct. 3, 2003, for Japanese Patent Application No. 2000-145126 (3 pages) with English translation (4 pages).
European Search Report issued Dec. 9, 2003 in EP application No. 03 02 4585, 3 pages.
Notice of Reason of Rejection, mailed Oct. 24, 2003, for Japanese Appln. No. 2000-146441, 2 pages, accompanied by translation of 2 pages.
Notice of Reason of Rejection, mailed Oct. 24, 2003, for Japanese Appln. No. 2000-146442, 2 pages, accompanied by translation of 4 pages.
Notice of Reason of Rejection, mailed Oct. 24, 2003, for Japanese Appln. No. 2000-146443, 2 pages, accompanied by translation of 4 pages.
English-language translation of Japanese Laid-Open Patent Application No. H02-130634, (May 18, 1990—date of publication), 56 pages.
Final Rejection from Japanese Patent Application No. 502150, 1 page (Jul. 16, 2002).
Translation of Final Rejection from Japanese Patent Application No. 502150, 1 page (Jul. 16, 2002).
8-Bit Embedded controller Handbook, Intel, 1989, pp. 1-1-1-19 and 3-1-3-37.
Acosta, Raymond D. et al., “An Instruction Issuing Approach to Enhancing Performance in Multiple Functional Unit Processors,” IEEE Transactions on Computers, vol. C-35, No. 9, Sep. 1986, pp. 815-828.
Agerwala et al., “High Performance Reduced Instruction Set Processors,” IBM Research Division, Mar. 31, 1987, pp. 1-61.
Aiken, A. and Nicolau, A., “Perfect Pipelining: A New Loop Parallelization Technique*,” pp. 221-235.
Andrews, Distinctions Blur Between DSP Solutions, Computer Design, vol. 28, No. 9, May 1, 1989, Littleton, Mass., pp. 86-99.
Charlesworth, A.E., “An Approach to Scientific Array Processing: The Architectural Design of the AP-120B/FPS-164 Family,” Computer, vol. 14, Sep. 1981, pp. 18-27.
Colwell et al., “A VLIW Architecture for a Trace Scheduling Compiler,” Proceedings of the 2ndInternational Conference on Architectural Support for Programming Languages and Operating Systems, Oct. 1987, pp. 180-192.
Foster et al., “Percolation of Code to Enhance Parallel Dispatching and Execution,” IEEE Trans. On Computers, Dec. 1971, pp. 1411-1415.
Goodman, J.R. and Hsu, W., “Code Scheduling and Register Allocation in Large Basic Blocks,” ACM, 1988, pp. 442-452.
Gross et al., “Optimizing Delayed Branches,” Proceedings of the 5thAnnual Workshop on Microprogramming, Oct. 5-7, 1982, pp. 114-120.
Groves, R.D. and Oehler, R., “An IBM Second Generation RISC Processor Architecture,” IEEE, 1989, pp. 134-137.
Bakoglu et al., “IBM Second-Generation RISC Machine Organization,” 1990, IEEE, pp. 173-178.
H. Nakano et al., “A 80 Mflops 64-bit Microprocessor for Parallel Computer,” 1991, IEEE, pp. 15.2.
Garg Sanjiv
Hagiwara Yasuaki
Lau Te-Li
Lentz Derek J.
Miyayama Yoshiyuki
Pan Daniel H.
Sterne Kessler Goldstein & Fox P.L.L.C.
LandOfFree
High-performance, superscalar-based computer system with... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High-performance, superscalar-based computer system with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-performance, superscalar-based computer system with... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3392614