High-performance, superscalar-based computer system with...

Details High-performance, superscalar-based computer system with... High-performance, superscalar-based computer system with...

2003-11-05

2009-02-03

Li, Aimee J (Department: 2183)

Electrical computers and digital processing systems: processing

Instruction fetching

Of multiple instructions simultaneously

C712S239000, C712S245000

Reexamination Certificate

active

07487333

ABSTRACT:
A high-performance, superscalar-based computer system with out-of-order instruction execution for enhanced resource utilization and performance throughput. The computer system fetches a plurality of fixed length instructions with a specified, sequential program order (in-order). The computer system includes an instruction execution unit including a register file, a plurality of functional units, and an instruction control unit for examining the instructions and scheduling the instructions for out-of-order execution by the functional units. The register file includes a set of temporary data registers that are utilized by the instruction execution control unit to receive data results generated by the functional units. The data results of each executed instruction are stored in the temporary data registers until all prior instructions have been executed, thereby retiring the executed instruction in-order.

REFERENCES:
patent: 3346851 (1967-10-01), Thornton et al.
patent: 3718912 (1973-02-01), Hasbrouck et al.
patent: 3771138 (1973-11-01), Celtruda et al.
patent: 3789365 (1974-01-01), Jen et al.
patent: 4034349 (1977-07-01), Monaco et al.
patent: 4200927 (1980-04-01), Hughes et al.
patent: 4228495 (1980-10-01), Bernhard et al.
patent: 4296470 (1981-10-01), Fairchild et al.
patent: 4315314 (1982-02-01), Russo
patent: 4410939 (1983-10-01), Kawakami
patent: 4434461 (1984-02-01), Puhl
patent: 4459657 (1984-07-01), Murao
patent: 4476525 (1984-10-01), Ishii
patent: 4594655 (1986-06-01), Hao et al.
patent: 4626989 (1986-12-01), Torii
patent: 4644466 (1987-02-01), Saito
patent: 4675806 (1987-06-01), Uchida
patent: 4714994 (1987-12-01), Oklobdzija et al.
patent: 4722049 (1988-01-01), Lahti
patent: 4752873 (1988-06-01), Shonai et al.
patent: 4758948 (1988-07-01), May et al.
patent: 4766566 (1988-08-01), Chuang
patent: 4775927 (1988-10-01), Hester et al.
patent: 4807115 (1989-02-01), Torng
patent: 4833599 (1989-05-01), Colwell et al.
patent: 4858105 (1989-08-01), Kuriyama et al.
patent: 4897810 (1990-01-01), Nix
patent: 4901228 (1990-02-01), Kodama
patent: 4901233 (1990-02-01), Liptay
patent: 4903196 (1990-02-01), Pomerene et al.
patent: 4924376 (1990-05-01), Ooi
patent: 4926323 (1990-05-01), Baror et al.
patent: 4942525 (1990-07-01), Shintani et al.
patent: 4974154 (1990-11-01), Matsuo
patent: 4974155 (1990-11-01), Dulong et al.
patent: 4980817 (1990-12-01), Fossum et al.
patent: 4985825 (1991-01-01), Webb, Jr. et al.
patent: 4991078 (1991-02-01), Wilhelm et al.
patent: 4992938 (1991-02-01), Cocke et al.
patent: 5003462 (1991-03-01), Blaner et al.
patent: 5101341 (1992-03-01), Circella et al.
patent: 5127091 (1992-06-01), Boufarah et al.
patent: 5129067 (1992-07-01), Johnson
patent: 5134561 (1992-07-01), Liptay
patent: 5136697 (1992-08-01), Johnson
patent: 5142634 (1992-08-01), Fite et al.
patent: 5155817 (1992-10-01), Kishigami et al.
patent: 5155843 (1992-10-01), Stamm et al.
patent: 5167035 (1992-11-01), Mann et al.
patent: 5179530 (1993-01-01), Genusov et al.
patent: 5179689 (1993-01-01), Leach et al.
patent: 5187796 (1993-02-01), Wang et al.
patent: 5197136 (1993-03-01), Kimura et al.
patent: 5226126 (1993-07-01), McFarland et al.
patent: 5226170 (1993-07-01), Rubinfeld
patent: 5230068 (1993-07-01), Van Dyke et al.
patent: 5233694 (1993-08-01), Hotta et al.
patent: 5237666 (1993-08-01), Suzuki et al.
patent: 5249286 (1993-09-01), Alpert et al.
patent: 5287467 (1994-02-01), Blaner et al.
patent: 5317720 (1994-05-01), Stamm et al.
patent: 5345569 (1994-09-01), Tran
patent: 5355460 (1994-10-01), Eickenmeyer et al.
patent: 5394529 (1995-02-01), Brown, III et al.
patent: 5442757 (1995-08-01), McFarland et al.
patent: 5446912 (1995-08-01), Colwell et al.
patent: 5461715 (1995-10-01), Matsuo et al.
patent: 5473764 (1995-12-01), Chi
patent: 5481734 (1996-01-01), Yoshida
patent: 5487156 (1996-01-01), Popescu et al.
patent: 5488729 (1996-01-01), Vegesna et al.
patent: 5539911 (1996-07-01), Nguyen et al.
patent: 5561776 (1996-10-01), Popescu et al.
patent: 5574927 (1996-11-01), Scantlin
patent: 5590295 (1996-12-01), Deosaran et al.
patent: 5592636 (1997-01-01), Popescu et al.
patent: 5617554 (1997-04-01), Alpert et al.
patent: 5625837 (1997-04-01), Popescu et al.
patent: 5627983 (1997-05-01), Popescu et al.
patent: 5630157 (1997-05-01), Dwyer, III
patent: 5651125 (1997-07-01), Witt et al.
patent: 5689720 (1997-11-01), Nguyen et al.
patent: 5708841 (1998-01-01), Popescu et al.
patent: 5745375 (1998-04-01), Reinhardt et al.
patent: 5768575 (1998-06-01), McFarland et al.
patent: 5778210 (1998-07-01), Henstrom et al.
patent: 5797025 (1998-08-01), Popescu et al.
patent: 5802605 (1998-09-01), Alpert et al.
patent: 5809276 (1998-09-01), Deosaran et al.
patent: 5819101 (1998-10-01), Peleg et al.
patent: 5826055 (1998-10-01), Wang et al.
patent: 5832205 (1998-11-01), Kelly et al.
patent: 5832293 (1998-11-01), Popescu et al.
patent: 5881275 (1999-03-01), Peleg et al.
patent: 5961629 (1999-10-01), Nguyen et al.
patent: 6038654 (2000-03-01), Nguyen et al.
patent: 6092181 (2000-07-01), Nguyen et al.
patent: 6101594 (2000-08-01), Nguyen et al.
patent: 6128723 (2000-10-01), Nguyen et al.
patent: 6131157 (2000-10-01), Wang et al.
patent: 6138231 (2000-10-01), Deosaran et al.
patent: 6256720 (2001-07-01), Nguyen et al.
patent: 6272617 (2001-08-01), Deosaran et al.
patent: 6272619 (2001-08-01), Nguyen et al.
patent: 6385634 (2002-05-01), Peleg et al.
patent: 6418529 (2002-07-01), Roussel
patent: 6647485 (2003-11-01), Nguyen et al.
patent: 2003/0056086 (2003-03-01), Nguyen et al.
patent: 2003/0056087 (2003-03-01), Nguyen et al.
patent: 2003/0070060 (2003-04-01), Nguyen et al.
patent: 2003/0079113 (2003-04-01), Nguyen et al.
patent: 2004/0054872 (2004-03-01), Nguyen et al.
patent: 2004/0093482 (2004-05-01), Nguyen et al.
patent: 2004/0093483 (2004-05-01), Nguyen et al.
patent: 0 136 179 (1984-09-01), None
patent: 0 155 211 (1985-09-01), None
patent: 0 171 595 (1986-02-01), None
patent: 0 331 191 (1989-09-01), None
patent: 0 372 751 (1989-11-01), None
patent: 0 377 991 (1989-12-01), None
patent: 0 354 585 (1990-02-01), None
patent: 0 368 332 (1990-05-01), None
patent: 0 419 105 (1990-10-01), None
patent: 0 402 856 (1990-12-01), None
patent: 0 426 393 (1991-08-01), None
patent: 0 479 390 (1992-08-01), None
patent: 2 575 564 (1985-12-01), None
patent: 2 011 682 (1979-11-01), None
patent: 51-10746 (1976-01-01), None
patent: 57-150040 (1982-09-01), None
patent: 61-95447 (1986-06-01), None
patent: 61-133439 (1986-06-01), None
patent: 64 36336 (1989-02-01), None
patent: 64-36366 (1989-02-01), None
patent: 2-22736 (1990-01-01), None
patent: 2-42534 (1990-02-01), None
patent: 2-87229 (1990-03-01), None
patent: 2-130634 (1990-05-01), None
patent: 2-130635 (1990-05-01), None
patent: 2-278337 (1990-11-01), None
patent: 3-35322 (1991-02-01), None
patent: 3-137729 (1991-06-01), None
patent: 3-147134 (1991-06-01), None
patent: 2000-339159 (2000-12-01), None
patent: 2000-339160 (2000-12-01), None
patent: 2000-353090 (2000-12-01), None
patent: 2000-357091 (2000-12-01), None
8-Bit Embedded controller Handbook, Intel, 1989, pp. 1-1-1-19 and 3-1-3-37.
Acosta, Raymond D. et al., “An Instruction Issuing Approach to Enhancing Performance in Multiple Functional Unit Processors,” IEEE Transactions on Computers, vol. C-35, No. 9, Sep. 1986, pp. 815-828.
Agerwala et al., “High Performance Reduced Instruction Set Processors,” IBM Research Division, Mar. 31, 1987, pp. 1-61.
Aiken, A. and Nicolau, A., “Perfect Pipelining: A New Loop Parallelization Technique*,” pp. 221-235.
Andrews, Distinctions Blur Between DSP Solutions, Computer Design, vol. 28, No. 9, May 1, 1989, Littleton, Mass., pp. 86-99.
Charlesworth, A.E., “An Approach to Scientific Array Processing: The Architectural Design of the AP-120B/FPS-164 Family,” Computer, vol. 14, Sep. 1981, pp. 18-27.
Colwell et al., “A VLIW Architecture for a Trace Scheduling Compiler,” Proceedings of the 2ndInternational Conference on Architectural Support for Programming Languages and Operating Systems, Oct. 1987, pp. 180-192.
Foster e

Affiliated with

Also associated with

Rating

High-performance, superscalar-based computer system with... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High-performance, superscalar-based computer system with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-performance, superscalar-based computer system with... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4081813