High performance sub-system design and assembly

Details High performance sub-system design and assembly High performance sub-system design and assembly

2008-05-27

2008-05-27

Lee, Calvin (Department: 2818)

Active solid-state devices (e.g., transistors, solid-state diode

Combined with electrical contact or lead

Bump leads

C438S107000

Reexamination Certificate

active

10420596

ABSTRACT:
A multiple integrated circuit chip structure provides interchip communication between integrated circuit chips of the structure with no ESD protection circuits and no input/output circuitry. The interchip communication is between internal circuits of the integrated circuit chips. The multiple integrated circuit chip structure has an interchip interface circuit to selectively connect internal circuits of the integrated circuits to test interface circuits having ESD protection circuits and input/output circuitry designed to communicate with external test systems during test and burn-in procedures. The multiple interconnected integrated circuit chip structure has a first integrated circuit chip mounted to one or more second integrated circuit chips to physically and electrically connect the integrated circuit chips to one another. The first integrated circuit chips have interchip interface circuits connected each other to selectively communicate between internal circuits of the each other integrated circuit chips or test interface circuits, connected to the internal circuits of each integrated circuit chip to provide stimulus and response to said internal circuits during testing procedures. A mode selector receives a signal external to the chip to determine whether the communication is to be with one of the other connected integrated circuit chips or in single chip mode, such as with the test interface circuits. ESD protection is added to the mode selector circuitry.

REFERENCES:
patent: 5461333 (1995-10-01), Condon et al.
patent: 5481205 (1996-01-01), Frye et al.
patent: 5512853 (1996-04-01), Ueno et al.
patent: 5534465 (1996-07-01), Frye et al.
patent: 5731945 (1998-03-01), Bertin et al.
patent: 5807791 (1998-09-01), Bertin et al.
patent: 5818748 (1998-10-01), Bertin et al.
patent: 5943254 (1999-08-01), Bakeman, Jr. et al.
patent: 6180426 (2001-01-01), Lin
patent: 6303996 (2001-10-01), Lin
patent: 6586266 (2003-07-01), Lin
patent: 2000-022072 (2000-01-01), None

Affiliated with

Also associated with

Rating

High performance sub-system design and assembly does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High performance sub-system design and assembly, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High performance sub-system design and assembly will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3918687