Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Bump leads
Reexamination Certificate
2011-01-11
2011-01-11
Lee, Calvin (Department: 2892)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Bump leads
C438S107000
Reexamination Certificate
active
07868454
ABSTRACT:
A multiple integrated circuit chip structure provides interchip communication between integrated circuit chips of the structure with no ESD protection circuits and no input/output circuitry. The interchip communication is between internal circuits of the integrated circuit chips. The multiple integrated circuit chip structure has an interchip interface circuit to selectively connect internal circuits of the integrated circuits to test interface circuits having ESD protection circuits and input/output circuitry designed to communicate with external test systems during test and burn-in procedures. The multiple interconnected integrated circuit chip structure has a first integrated circuit chip mounted to one or more second integrated circuit chips to physically and electrically connect the integrated circuit chips to one another. The first integrated circuit chips have interchip interface circuits connected each other to selectively communicate between internal circuits of the each other integrated circuit chips or test interface circuits, connected to the internal circuits of each integrated circuit chip to provide stimulus and response to said internal circuits during testing procedures. A mode selector receives a signal external to the chip to determine whether the communication is to be with one of the other connected integrated circuit chips or in single chip mode, such as with the test interface circuits. ESD protection is added to the mode selector circuitry.
REFERENCES:
patent: 5386127 (1995-01-01), Furuyama
patent: 5461333 (1995-10-01), Condon et al.
patent: 5481205 (1996-01-01), Frye et al.
patent: 5512853 (1996-04-01), Ueno et al.
patent: 5534465 (1996-07-01), Frye et al.
patent: 5604365 (1997-02-01), Kajigaya
patent: 5731945 (1998-03-01), Bertin et al.
patent: 5773856 (1998-06-01), Bearden
patent: 5807791 (1998-09-01), Bertin et al.
patent: 5818748 (1998-10-01), Bertin et al.
patent: 5903168 (1999-05-01), Yang et al.
patent: 5943254 (1999-08-01), Bakeman, Jr. et al.
patent: 6020760 (2000-02-01), Sample
patent: 6025618 (2000-02-01), Chen
patent: 6043107 (2000-03-01), Merritt
patent: 6072943 (2000-06-01), Gasparik
patent: 6166560 (2000-12-01), Ogura et al.
patent: 6180426 (2001-01-01), Lin
patent: 6303996 (2001-10-01), Lin
patent: 6397361 (2002-05-01), Saitoh
patent: 6586266 (2003-07-01), Lin
patent: 7535102 (2009-05-01), Lin
patent: 2004/0023450 (2004-02-01), Katagiri
patent: 2008/0185586 (2008-08-01), Lin
patent: 2009/0114914 (2009-05-01), Lin
patent: 2009/0121220 (2009-05-01), Lin
patent: 0767492 (1997-04-01), None
patent: 58-118123 (1983-07-01), None
patent: 63-126263 (1988-05-01), None
patent: 04-007853 (1992-01-01), None
patent: 09-127188 (1997-05-01), None
patent: 10-135431 (1998-05-01), None
patent: 2000-022072 (2000-01-01), None
patent: 2001-022072 (2001-01-01), None
patent: 378404 (2000-01-01), None
patent: 396419 (2000-07-01), None
patent: 410443 (2000-11-01), None
patent: 411608 (2000-11-01), None
patent: 436800 (2001-05-01), None
patent: 440900 (2001-06-01), None
patent: 442834 (2001-06-01), None
Notice of Reason for Rejection for Japanese Patent Application No. 2002-131172 dated Jun. 19, 2007 w/English Translation Summary.
Final Notice of Reason for Rejection for Japanese Patent Application No. 2002-131172 dated May 19, 2009 w/English Translation Summary.
Ezaki, Takayuki et al. “A 160Gb/s Interface Design Configuration for Multichip LSI,” IEEE International Solid-State Circuits Conference 2004, Session 7, TD: Scaling Trends, 7.5. Jun. 2004, 8 pages.
Mistry, K. et al. “A 45nm Logic Technology with High-k+ Metal Gate Transistors, Strained Silicon, 9 Cu Interconnect Layers, 193nm Dry Patterning, and 100% Pb-free Packaging,” IEEE International Electron Devices Meeting (2007) pp. 247-250.
Edelstein, D.C., “Advantages of Copper Interconnects,” Proceedings of the 12th International IEEE VLSI Multilevel Interconnection Conference (1995) pp. 301-307.
Theng, C. et al. “An Automated Tool Deployment for ESD (Electro-Static-Discharge) Correct-by-Construction Strategy in 90 nm Process,” IEEE International Conference on Semiconductor Electronics (2004) pp. 61-67.
Gao, X. et al. “An improved electrostatic discharge protection structure for reducing triggering voltage and parasitic capacitance,” Solid-State Electronics, 27 (2003), pp. 1105-1110.
Yeoh, A. et al. “Copper Die Bumps (First Level Interconnect) and Low-K Dielectrics in 65nm High Volume Manufacturing,” Electronic Components and Technology Conference (2006) pp. 1611-1615.
Hu, C-K. et al. “Copper-Polyimide Wiring Technology for VLSI Circuits,” Materials Research Society Symposium Proceedings VLSI V (1990) pp. 369-373.
Roesch, W. et al. “Cycling copper flip chip interconnects,” Microelectronics Reliability, 44 (2004) pp. 1047-1054.
Lee, Y-H. et al. “Effect of ESD Layout on the Assembly Yield and Reliability,” International Electron Devices Meeting (2006) pp. 1-4.
Yeoh, T-S. “ESD Effects On Power Supply Clamps,” Proceedings of the 6th International Sympoisum on Physical & Failure Analysis of Integrated Circuits (1997) pp. 121-124
Edelstein, D. et al. “Full Copper Wiring in a Sub-0.25 pm CMOS ULSI Technology,” Technical Digest IEEE International Electron Devices Meeting (1997) pp. 773-776.
Venkatesan, S. et al. “A High Performance 1.8V, 0.20 pm CMOS Technology with Copper Metallization,” Technical Digest IEEE International Electron Devices Meeting (1997) pp. 769-772.
Jenei, S. et al. “High Q Inductor Add-on Module in Thick Cu/SiLK™ single damascene,” Proceedings from the IEEE International Interconnect Technology Conference (2001) pp. 107-109.
Groves, R. et al. “High Q Inductors in a SiGe BiCMOS Process Utilizing a Thick Metal Process Add-on Module,” Proceedings of the Bipolar/BiCMOS Circuits and Technology Meeting (1999) pp. 149-152.
Sakran, N. et al. “The Implementation of the 65nm Dual-Core 64b Merom Processor,” IEEE International Solid-State Circuits Conference, Session 5, Microprocessors, 5.6 (2007) pp. 106-107, p. 590.
Kumar, R. et al. “A Family of 45nm IA Processors,” IEEE International Solid-State Circuits Conference, Session 3, Microprocessor Technologies, 3.2 (2009) pp. 58-59.
Bohr, M. “The New Era of Scaling in an SoC World,” International Solid-State Circuits Conference (2009) Presentation Slides 1-66.
Bohr, M. “The New Era of Scaling in an SoC World,” International Solid-State Circuits Conference (2009) pp. 23-28.
Ingerly, D. et al. “Low-K Interconnect Stack with Thick Metal 9 Redistribution Layer and Cu Die Bump for 45nm High Volume Manufacturing,” International Interconnect Technology Conference (2008) pp. 216-218.
Kurd, N. et al. “Next Generation Intel® Micro-architecture (Nehalem) Clocking Architecture,” Symposium on VLSI Circuits Digest of Technical Papers (2008) pp. 62-63.
Maloney, T. et al. “Novel Clamp Circuits for IC Power Supply Protection,” IEEE Transactions on Components, Packaging, and Manufacturing Technology, Part C, vol. 19, No. 3 (Jul. 1996) pp. 150-161.
Geffken, R. M. “An Overview of Polyimide Use in Integrated Circuits and Packaging,” Proceedings of the Third International Symposium on Ultra Large Scale Integration Science and Technology (1991) pp. 667-677.
Luther, B. et al. “Planar Copper-Polyimide Back End of the Line Interconnections for ULSI Devices,” Proceedings of the 10th International IEEE VLSI Multilevel Interconnection Conference (1993) pp. 15-21.
Master, R. et al. “Ceramic Mini-Ball Grid Array Package for High Speed Device,” Proceedings from the 45th Electronic Components and Technology Conference (1995) pp. 46-50.
Maloney, T. et al. “Stacked PMOS Clamps for High Voltage Power Supply Protection,” Electrical Overstress/Electrostatic Discharge Symposium Proceedings (1999) pp. 70-77.
Lin, M.S. et al. “A New Sy
Lee Calvin
McDermott Will & Emery LLP
Megica Corporation
LandOfFree
High performance sub-system design and assembly does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High performance sub-system design and assembly, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High performance sub-system design and assembly will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2686434