Electrical computers and digital processing systems: multicomput – Multicomputer data transferring via shared memory
Patent
1997-05-28
2000-01-25
Rinehart, Mark H.
Electrical computers and digital processing systems: multicomput
Multicomputer data transferring via shared memory
709249, 711141, 39550045, 39550046, 39550048, G06F 15167, G06F 1517
Patent
active
060187638
ABSTRACT:
An internetwork device manages the flow of packets of I/O data among a plurality of network interface devices. The internetwork device includes an I/O bus which is coupled to the plurality of network interface devices and a shared memory, for storing packets of I/O data and control structures needed by the plurality internetwork interface devices. The shared memory is also coupled to a processor bus, which connects to a processor and a processor memory. The processor memory is isolated from the shared memory, and is used for storing routines and internetworking information involved in routing packets of I/O data among the plurality of network interface devices. In this way, accesses between the processor and the processor memory are decoupled from accesses between the plurality of network interface devices. System performance is improved by storing copies of items from the shared memory in a processor cache located near the processor. Consistency rules are enforced between items in the shared memory and copies of the items in the processor cache through communications across the processor bus. Communications across the processor bus to enforce consistency rules are minimized by maintaining a shadow tag store near the shared memory, which keeps track of the items from the shared memory which are copied in the processor cache. Communications to enforce consistency rules only take place if the shadow tag store indicates that the processor cache contains an item of data from the shared memory which has been read from or written to.
REFERENCES:
patent: 5483640 (1996-01-01), Isfeld et al.
patent: 5592622 (1997-01-01), Isfeld et al.
patent: 5809533 (1997-02-01), Tran et al.
Blumrich, et al., Virtual-Memory-Mapped Network Interfaces, IEEE, pp. 21-28, Feb. 1995.
Hughes John H.
Isfeld Mark S.
3Com Corporation
Rinehart Mark H.
Titcomb William
LandOfFree
High performance shared memory for a bridge router supporting ca does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High performance shared memory for a bridge router supporting ca, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High performance shared memory for a bridge router supporting ca will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2323601