Boots – shoes – and leggings
Patent
1989-12-04
1992-07-14
Heckler, Thomas M.
Boots, shoes, and leggings
364DIG1, 3642281, 3642283, 3642292, 3642304, 3642401, G06F 1336
Patent
active
051310856
ABSTRACT:
A high performance interface joins multiple processing devices configured as masters, with multiple memory cards or other devices configured as slaves. The interface includes a working data bus for transmitting working information between the processors and memory cards. Auxiliary busses, including a command/address bus for commands and address information and a communication bus for status information, are connected to all of the processing devices and slave devices and operate in parallel with the working data bus. A system for distributing control of the working information bus, among all of the master devices and slave devices, includes a grant token and plural select tokens. The grant token, a line connected in common to all devices, permits a device currently controlling the interface to retain control until it completes its transmission. The select tokens, each connected to a uniquely associated slave device and to all of the master devices, consists of a command active line activated by a master device when providing a store or fetch command, a return data line activated by a selected master device to retrieve earlier requested data from a selected slave device, and a buffer full line whereby a slave device with its buffer occupied communicates this fact to all of the master devices. Store and fetch operations are conducted according to command transfer and return data transfer protocols, which optionally include an acknowledgement via the communication bus that a command was received during the next preceding clock cycle.
REFERENCES:
patent: 4223380 (1980-09-01), Antonaccio et al.
patent: 4314335 (1982-02-01), Pezzi
patent: 4375639 (1983-03-01), Johnson, Jr.
patent: 4481572 (1984-11-01), Ochsner
patent: 4504906 (1985-04-01), Itaya et al.
patent: 4523272 (1985-06-01), Fukunaga et al.
patent: 4561051 (1985-12-01), Rodman et al.
patent: 4611276 (1986-09-01), Vinot
patent: 4633394 (1986-12-01), Georgiou et al.
patent: 4639859 (1987-01-01), Ott
patent: 4665484 (1987-05-01), Nanba
patent: 4698746 (1987-10-01), Goldstein
patent: 4719622 (1988-01-01), Whipple et al.
patent: 4730268 (1988-04-01), Marin
patent: 4803617 (1989-02-01), Berarducci
Eikill Richard G.
Levenstein Sheldon B.
Anglin J. Michael
Heckler Thomas M.
International Business Machines - Corporation
Niebuhr Frederick W.
LandOfFree
High performance shared main storage interface does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High performance shared main storage interface, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High performance shared main storage interface will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-342528