Excavating
Patent
1996-01-05
1999-07-20
Beausoliel, Jr., Robert W.
Excavating
327202, G01R 3128
Patent
active
059264870
ABSTRACT:
A high performance register that can be used as a pipelined register in logic chips that are designed using a pulsed logic methodology is described. The register features minimal setup time, pulse catching and pulse launching. The register circuitry complies with and implements a circuit-level test methodology for pulsed logic that features the ability to inhibit the reset of pulses, to force resets and to operate the circuits in a pseudo static mode. The register also complies with the level sensitive scan design (LSSD) methodology. Also described is a state-holding static master-slave register that complies with a pulsed logic design methodology, the register exhibiting an automatic power reduction feature and a simplified modular register bit design which can easily be adapted to either static domino or pulsed logic. The register is also LSSD compliant. Also described is the means and method for allowing static transmission gate input registers to comply with the static evaluate test mode. The automatic power reduction feature can be extended to downstream logic.
REFERENCES:
patent: 5434519 (1995-07-01), Trinh et al.
patent: 5488319 (1996-01-01), Lo
patent: 5524114 (1996-06-01), Peng
patent: 5528601 (1996-06-01), Schmookler
patent: 5576651 (1996-11-01), Phillips
patent: 5614838 (1997-03-01), Jaber et al.
patent: 5617426 (1997-04-01), Koenemann et al.
Chappell Terry Ivan
Ciraula Michael Kevin
De Ycaza Max Eduardo
Dhong Sang Hoo
Haring Rudolf Adriaan
Beausoliel, Jr. Robert W.
International Business Machines - Corporation
Iqbac Nadeem
LandOfFree
High performance registers for pulsed logic does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High performance registers for pulsed logic, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High performance registers for pulsed logic will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1328832