High performance programmable array local clock generator

Static information storage and retrieval – Addressing – Sync/clocking

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S194000

Reexamination Certificate

active

06850460

ABSTRACT:
An SRAM array local clock generator has variable delay settings that are programmable via level scan bits. Program bits from the level scan operation are decoded and used to adjust the number of delay elements in the local clock generator path.

REFERENCES:
patent: 5553276 (1996-09-01), Dean
patent: 5790839 (1998-08-01), Luk et al.
patent: 5841712 (1998-11-01), Wendell et al.
patent: 6282131 (2001-08-01), Roy
patent: 6392466 (2002-05-01), Fletcher

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

High performance programmable array local clock generator does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High performance programmable array local clock generator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High performance programmable array local clock generator will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3482665

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.