High performance processor interface between a single chip proce

Details High performance processor interface between a single chip proce High performance processor interface between a single chip proce

1987-02-09

1989-07-25

Zache, Raulfe B.

Boots, shoes, and leggings

3642389, 3642402, 3643239, G06F 1340, G06F 1342

Patent

active

048519901

ABSTRACT:
Methods and apparatus for realizing a high performance interface between a processor, constituting part of a reduced instruction set computer (RISC) system, and a set of devices, including memory means. According to the invention, the interface includes three independent buses. A shared processor output bus, a processor input instruction bus, and a bidirectional data bus. The shared processor output address bus coupled the processor and the computer's memory. This bus carries both instructon and data access signals being transmitted by the processor to the memory. The processor input instruction bus also couples the processor and the computer's memory means, but carries instruction signals being transmitted from the memory to the processor. The bidirectional data bus provides a signal path for carrying data signals being transmitted by the memory to the processor and vice-a-versa. The novel interface uses demultiplexed buses for simpler timing and uses the separate data and instruction buses to provide extremely high transfer rates at a reasonable cost. The shared address bus accommodates pipelined and burst mode processor protocols with the burst mode protocol allowing concurrent data and instruction transfers. Methods and apparatus for controlling the buses and reporting bus status, etc., are also part of the invention and facilitate the implementation of features that include status reporting, handshaking between devices and the RISC processor, and bus arbitration.

REFERENCES:
patent: 3813651 (1974-05-01), Yamada
patent: 3938098 (1976-02-01), Garlic
patent: 4263649 (1981-04-01), Lapp, Jr.
patent: 4360891 (1982-11-01), Branigin et al.
patent: 4507732 (1985-03-01), Catiller et al.
patent: 4528625 (1985-07-01), McDonough et al.
patent: 4592010 (1986-05-01), Wollscheid
patent: 4617662 (1986-10-01), Auer, Jr. et al.
patent: 4757439 (1988-07-01), Stinson et al.

Affiliated with

Also associated with

Rating

High performance processor interface between a single chip proce does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High performance processor interface between a single chip proce, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High performance processor interface between a single chip proce will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2362851