Boots – shoes – and leggings
Patent
1989-03-08
1989-11-28
Harkcom, Gary V.
Boots, shoes, and leggings
364748, 364730, G06F 918
Patent
active
048841900
ABSTRACT:
A parallel vector processor includes a plurality of vector registers, each vector register being subdivided into a plurality of smaller registers. A vector is stored in each vector register, the vector has a plurality of elements. The elements of the vector are assigned for storage in the smaller registers of the vector register. In the parallel vector processor, assume that each vector register is subdivided into M smaller registers. The first successive M elements of an N element vector are assigned for storage in the M smaller registers of the vector register. An element processor is connected to each smaller register. Therefore, the first successive M elements of the N element vector are processed by the element processors 1 through M. The second successive M elements of the N element vector are assigned for storage in the same M smaller registers. The third successive M elements of the N element vector are assigned for storage in the M smaller registers. The second and third successive M elements of the N element vector are each processed by the element processors 1 through M. As a result, if the elements of a vector must be processed sequentially, when a second element, stored in a smaller register, is ready for processing by an element processor, the processing of the second element need not wait the completion of the processing of a first element stored in the same vector register.
REFERENCES:
patent: 3106689 (1963-10-01), Unger
patent: 4041461 (1977-08-01), Kratz et al.
patent: 4041471 (1977-08-01), Krossa et al.
patent: 4101960 (1978-07-01), Stokes et al.
patent: 4128880 (1978-12-01), Cray, Jr.
patent: 4162534 (1979-07-01), Bames
patent: 4171536 (1979-10-01), Heuer
patent: 4172287 (1979-10-01), Kawabe et al.
patent: 4179734 (1979-10-01), O'Leary
patent: 4287566 (1981-09-01), Culler
patent: 4298936 (1981-11-01), Shapiro
patent: 4314349 (1982-02-01), Batcher
patent: 4435765 (1984-03-01), Uchida et al.
patent: 4490786 (1984-12-01), Nakatani
2938 Array Processor Overall Data Flow, IBM, 2/69, pp. 3-1 and 1-35.
IBM Technical Disclosure Bulletin, "Parallel Table Directed Translation", T. C. Chen et al., vol. 22, No. 6, 11/79, pp. 2489-2490.
"The Architecture of Pipelined Computers", Kogge, 1981, p. 207.
F. L. Alt et al.; "Advances in Computers: vol. 7, 1966, Academic Press (New York, US) J. C. Murtha: Highly Parallel Information Processing Systems", pp. 1-116, see pp. 14-17, Paragraphs 2.2-2.2.3.
Ngai Chuck H.
Watkins Gerald J.
Bouchard John H.
Harkcom Gary V.
International Business Machines Corp.
Lynt Christopher H.
Romney David S.
LandOfFree
High performance parallel vector processor having a modified vec does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High performance parallel vector processor having a modified vec, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High performance parallel vector processor having a modified vec will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-585968