Electrical computers and digital processing systems: multicomput – Computer-to-computer data addressing
Reexamination Certificate
2006-05-16
2006-05-16
Wiley, David (Department: 2144)
Electrical computers and digital processing systems: multicomput
Computer-to-computer data addressing
C708S233000, C712S029000
Reexamination Certificate
active
07047317
ABSTRACT:
A high performance network address processor is provided comprising a longest prefix match lookup engine for receiving a request for data from a designated network destination address. An associated data engine is also provided to couple to the longest prefix match lookup engine for receiving a longest prefix match lookup engine output address from the longest prefix match lookup engine and providing a network address processor data output corresponding to the designated network destination address requested. The high performance network address processor longest prefix match lookup engine comprises a plurality of pipelined lookup tables. Each table provides an index to a given row within the next higher stage lookup table, wherein the last stage, or the last table, in the set of tables comprises an associated data pointer provided as input to the associated data engine. The associated data engine also comprising one or more tables, the associated data engine generating a designated data output associated with the designated network address provided to the high performance NAP.
REFERENCES:
patent: 5666494 (1997-09-01), Mote, Jr.
patent: 5787430 (1998-07-01), Doeringer et al.
patent: 6401117 (2002-06-01), Narad et al.
patent: 6404752 (2002-06-01), Allen et al.
patent: 6421730 (2002-07-01), Narad et al.
patent: 6441053 (2002-08-01), Klein et al.
patent: 6460112 (2002-10-01), Srinivasan et al.
patent: 6460120 (2002-10-01), Bass et al.
patent: 6539369 (2003-03-01), Brown
patent: 6633865 (2003-10-01), Liao
patent: 6768739 (2004-07-01), Kobayashi et al.
patent: 6778530 (2004-08-01), Greene
David Brown, Method and apparatus for IP longest prefix match, Dec. 10, 1999, Provisional Application for Patent Whole document.
Gupta et al, “Routing Lookups in Hardware at Memory Access Speeds”, Apr. 1998, IEEE Infocom, pp. 1-8.
Degermark et al, “Small Forwarding Tables for Fast Routing Lookups”, Proc. ASM/SIGCOMM 1997, pp. 3-14, Cannes France.
Huie Jonathan Lockwood
O'Connor James Michael
Altera Corporation
Delgado Michael
Martine & Penilla & Gencarella LLP
Wiley David
LandOfFree
High performance network address processor system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High performance network address processor system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High performance network address processor system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3652922