Boots – shoes – and leggings
Patent
1985-12-20
1988-08-23
Shaw, Gareth D.
Boots, shoes, and leggings
G06F 1200, G06F 1300, G06F 1338
Patent
active
047665351
ABSTRACT:
Disclosed is a multiple port memory apparatus responsive to r+w addresses within an instruction cycle for supplying data read from the r read addresses and for writing data received to the w write addresses. The memory apparatus comprises r groups of w+1 memory banks, responsive to the r read addresses and the w write addresses, for supplying for each of the r read addresses data read from one of the w+1 banks in one of the r groups and for writing data received to each of the w write addresses in the other of the w+1 banks in the r groups. A pointer for controlling the r groups of w+1 memory banks directs the read and write accesses to the memory banks so that one of the w+1 banks obtaining valid data is read in response to a read address and so that data is written to the other banks in each cycle.
The pointer directs memory accessing to prevent conflicts. Conflicts are always avoided because one bank in each of the r groups is directed to supply data in response to a read address and the w remaining banks are available for writing data in response to the w write addresses redundantly so that each of the groups of memory banks will have valid data in at least one of its w+1 memory banks for a given address.
REFERENCES:
patent: 4016545 (1977-04-01), Lipouski
patent: 4245304 (1981-01-01), Porter et al.
patent: 4317168 (1982-02-01), Messina et al.
patent: 4381541 (1983-04-01), Baumann, Jr. et al.
patent: 4424561 (1984-01-01), Stanley et al.
patent: 4453230 (1984-06-01), Mizoguchi et al.
patent: 4467414 (1984-08-01), Akagi et al.
patent: 4580215 (1986-04-01), Morton
patent: 4600986 (1986-07-01), Scheuneman et al.
patent: 4652993 (1987-03-01), Scheuneman et al.
patent: 4654788 (1987-03-01), Boudreau et al.
patent: 4674032 (1987-06-01), Michaelson
patent: 4724520 (1988-02-01), Athanas et al.
"Introduction to Computer Architecture", 2nd Edition, H. Stone, Editor, Science Research Associates, Chicago, 1980, Chapter 9.
Auerbach Daniel J.
Chen Tien C.
Paul Wolfgang J.
Fitzgerald Joseph T.
Haynes Mark A.
International Business Machines - Corporation
Otto, Jr. Henry E.
Shaw Gareth D.
LandOfFree
High-performance multiple port memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High-performance multiple port memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-performance multiple port memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-839475