Boots – shoes – and leggings
Patent
1989-08-03
1995-08-08
Eng, David Y.
Boots, shoes, and leggings
364931, 3649256, 3649371, 3649654, 3642328, 3642443, G06F 922
Patent
active
054407494
ABSTRACT:
A microprocessor (50) includes a main central processing unit (CPU) (70) and a separate direct memory access (DMA) CPU (72) in a single integrated circuit making up the microprocessor (50). The main CPU (70) has a first 16 deep push down tack (74), which has a to item register (76) and a next item register (78), respectively connected to provide inputs to an arithmetic logic unit (ALU) (80) by lines (82) and (84). An output of the ALU (80) is connected to the top item register at (82) is also connected by line (88) to an internal data bus (90). CPU (70) is pipeline free. The simplified CPU (70) requires fewer transistors to implement than pipelined architectures, yet produces performance which matches or exceeds existing techniques. The DMA CPU (72) provides inputs to the memory controller (118) on line (148). The memory controller (118) is connected to a RAM by address/data bus (150) and control lines (152). The DMA CPU (72) enables the CPU (70) to execute instructions four times faster than the RAM speed by fetching four instructions in a single memory cycle.
REFERENCES:
patent: 3603934 (1971-09-01), Heath
patent: 4003033 (1977-01-01), O'Keefe et al.
patent: 4037090 (1977-07-01), Raymond
patent: 4042972 (1977-08-01), Grunes et al.
patent: 4050058 (1977-09-01), Garlic
patent: 4067059 (1978-01-01), Derchak
patent: 4079455 (1978-03-01), Ozga
patent: 4110822 (1978-08-01), Porter
patent: 4125871 (1978-11-01), Martin
patent: 4128873 (1978-12-01), Lamiaux
patent: 4255785 (1981-03-01), Chamberlin
patent: 4354228 (1982-10-01), Moore et al.
patent: 4376977 (1983-03-01), Brunshorst
patent: 4382279 (1983-05-01), Mgon
patent: 4403303 (1983-09-01), Howes et al.
patent: 4450519 (1984-05-01), Guttag et al.
patent: 4463421 (1984-07-01), Laws
patent: 4538239 (1985-08-01), Magar
patent: 4541045 (1985-09-01), Kromer
patent: 4562537 (1985-12-01), Barnett et al.
patent: 4577282 (1986-03-01), Caudel et al.
patent: 4607332 (1986-08-01), Goldberg
patent: 4626988 (1986-12-01), George et al.
patent: 4649471 (1987-03-01), Briggs
patent: 4665495 (1987-05-01), Thaden
patent: 4709329 (1987-11-01), Hecker
patent: 4713749 (1987-12-01), Magar et al.
patent: 4714994 (1987-12-01), Oklobdzija et al.
patent: 4720812 (1988-01-01), Kao et al.
patent: 4772888 (1988-09-01), Kimura
patent: 4777591 (1988-10-01), Chang et al.
patent: 4787032 (1988-11-01), Culley et al.
patent: 4803621 (1989-02-01), Kelly
patent: 4860198 (1989-08-01), Takenaka
patent: 4870562 (1989-09-01), Kimoto
patent: 4931986 (1990-06-01), Daniel et al.
patent: 5036460 (1991-07-01), Takahira
patent: 5070451 (1991-12-01), Moore et al.
patent: 5127091 (1992-06-01), Bonfarah
Intel 80386 Programmer's Reference Manual, 1986.
Fish, III Russell H.
Moore Charles H.
Eng David Y.
Nanotronics Corporation
LandOfFree
High performance, low cost microprocessor architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High performance, low cost microprocessor architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High performance, low cost microprocessor architecture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-978795