Boots – shoes – and leggings
Patent
1992-10-14
1995-12-26
Whitfield, Michael A.
Boots, shoes, and leggings
395427, 364DIG1, G06F 1200
Patent
active
054796245
ABSTRACT:
A method for implementation of muti-port interleaved memory systems comprising any prime number P of memory modules each of which contains a power of two memory banks. Each memory bank comprises a power of two memory locations. In this method, sequential addresses are mapped into sequential memory modules, and the addresses mapped into a given module are mapped into distinct memory locations within the module without explicit and implicit operations of division by the prime number P. The method embodies families of functions any one of which can be used for the bijective mapping of addresses into memory locations within a memory module. Furthermore, any of the functions is computable in O(1) gate delays employing O(log.sub.2 P) logic gates. A multi-port interleaved memory system with P memory modules can serve multiple requests for vectors of data, where each memory port is used to serve a request for a vector of data. Disclosed is also a method for generating memory addresses for words of a vector in optimized address sequence of the .alpha.-type, where .alpha. is a fixed integer in the range 1.ltoreq..alpha..ltoreq.P-1. Serving a request for a vector of data at each memory port by accessing words of the vector in optimized sequence of the .alpha.-type minimizes memory access conflicts among the concurrent access of multiple vectors when the value of .alpha. is fixed at the same value for all memory ports.
REFERENCES:
patent: 4051551 (1977-09-01), Lawrie et al.
patent: 4101960 (1978-07-01), Stokes et al.
patent: 4334285 (1982-06-01), Kawakita et al.
patent: 4400768 (1983-08-01), Tomlinson
patent: 4918600 (1990-04-01), Harper, III et al.
patent: 5111389 (1992-05-01), McAuliffe et al.
patent: 5123095 (1992-06-01), Papadopoulos et al.
patent: 5247645 (1993-09-01), Mirza et al.
patent: 5276826 (1994-01-01), Rau et al.
patent: 5323489 (1994-06-01), Bird
"Address Mapping For A Memory Systems with A Prime Number of Banks," IBM Technical Disclosure Bulletin, vol. 27, No. 11 Apr. 1985, pp. 6369-6372.
Raghavan et al., "On Randomly Interleaved Memories," Proceedings of Supercomputing 1990, Nov. 1990, pp. 49-58.
Yuhang, "Memory Performance and Multi-Level Algorithm of Address Transformation," Chinese Journal of Computers, vol. 6, No. 3, 1983, pp. 168-177.
Yun-Kuei et al. "An Analysis of a Memory System For Conflict-Free Access," Proc. of 1981 Int'l Conference on Parallel Processing, Aug. 1981, pp. 318-324.
Knuth, D. E., Seminumerical Algorithms, Section 4.3.2 "Modular Arithmetic", pp. 268-276, Addison-Wesley, (1968).
Kuck, David J., et al. "The Burroughs Scientific Processor (BSP)", IEEE Transactions on Computers, vol. C-31, No. 5, May 1992, pp. 363-376.
Cheung, Tony, et al. "A simulation Study of the CRAY X-MP Memory System", IEEE Transactions on Computers, vol. C-35, No. 7, Jul. 1986, pp. 613-622.
Wallace, C. S., "A Suggestion for a Fast Multiplier" IEE Transactions on Computers, Feb. 1964, pp. 14-17.
Lee Research, Inc.
Whitfield Michael A.
LandOfFree
High-performance interleaved memory system comprising a prime nu does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High-performance interleaved memory system comprising a prime nu, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-performance interleaved memory system comprising a prime nu will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1376358