High performance impulse flip-flops

Details High performance impulse flip-flops High performance impulse flip-flops

2000-06-29

2002-04-09

Tran, Toan (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Particular stable state circuit

C327S212000, C327S218000

Reexamination Certificate

active

06369631

ABSTRACT:

FIELD OF THE INVENTION
The present invention pertains to the field of electronic circuits. More particularly, the present invention relates to the design of flip-flop circuitry.
BACKGROUND OF THE INVENTION
Flip-flop circuits are used to maintain an output state (Q) based upon the sampling of an input data signal (D) at a particular point in time determined by a clock signal (CLK). The sampling of the input data signal is activated either by the edge or the level of the clock signal. At all other times, the output of the flip-flop circuit will not respond to changes in the input data signal.
Typical flip-flops have shortcomings. One such typical flip-flop is the master-slave flip-flop, which consists of two stages, the master and the slave. To change the output of the master-slave flip-flop, a signal must propagate through both the master and the slave stages. In fast circuits, this delay can pose problems.
Additionally, the number of logic devices used to build both the master and the slave can be large. This large number of devices may consume more power than desirable.
Also, the master-slave flip-flop requires that the data input be present and stable for a given time before the clock activates the sampling for the flip-flop to accurately respond to the data input. This is called the data “setup” time. Setup time affects the speed at which a flip-flop may operate. Thus, a setup time may pose a problem.


REFERENCES:
patent: 5459421 (1995-10-01), Shaw
patent: 5557225 (1996-09-01), Denham et al.
patent: 5656962 (1997-08-01), Banik
patent: 5764089 (1998-06-01), Partovi et al.
patent: 5774005 (1998-06-01), Partovi et al.
patent: 5867049 (1999-02-01), Mohd
patent: 5917355 (1999-06-01), Klass
patent: 6002285 (1999-12-01), Muhich et al.
patent: 6181180 (2001-01-01), Chen et al.
Hamid Partovi, et al. “Flow-Through Latch and Edge-Triggered Flip-Flop Hybrid Elements”, ISSCC96/Session 8/Digital Clocks and Latches/Paper FA 8.5, 1996IEEE Internaional Solid-State Circuits Conference, 2 Pgs.

Affiliated with

Also associated with

Rating

High performance impulse flip-flops does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High performance impulse flip-flops, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High performance impulse flip-flops will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2871408