Electrical computers and digital processing systems: processing – Processing architecture – Microprocessor or multichip or multimodule processor having...
Reexamination Certificate
2007-04-03
2007-04-03
Pan, Daniel (Department: 2183)
Electrical computers and digital processing systems: processing
Processing architecture
Microprocessor or multichip or multimodule processor having...
C712S034000, C712S227000
Reexamination Certificate
active
10120849
ABSTRACT:
A new general method for building hybrid processors achieves higher performance in applications by allowing more powerful, tightly-coupled instruction set extensions to be implemented in reconfigurable logic. New instructions set configurations can be discovered and designed by automatic and semi-automatic methods. Improved reconfigurable execution units support deep pipelining, addition of additional registers and register files, compound instructions with many source and destination registers and wide data paths. New interface methods allow lower latency, higher bandwidth connections between hybrid processors and other logic.
REFERENCES:
patent: 4100601 (1978-07-01), Kaufman et al.
patent: 5280592 (1994-01-01), Ryba et al.
patent: 5357237 (1994-10-01), Bearden et al.
patent: 5361373 (1994-11-01), Gilson
patent: 5524262 (1996-06-01), Colwell et al.
patent: 5577259 (1996-11-01), Alferness et al.
patent: 5590305 (1996-12-01), Terrill et al.
patent: 5625784 (1997-04-01), Purcell
patent: 5696956 (1997-12-01), Razdan et al.
patent: 5778208 (1998-07-01), Eickemeyer et al.
patent: 5819064 (1998-10-01), Razdan et al.
patent: 5923893 (1999-07-01), Moyer et al.
patent: 6035123 (2000-03-01), Razdan et al.
patent: 6102963 (2000-08-01), Agrawal
patent: 6145074 (2000-11-01), Asato
patent: 6157997 (2000-12-01), Oowaki et al.
patent: 6182203 (2001-01-01), Simar et al.
patent: 6185126 (2001-02-01), Rodgers et al.
patent: 6336209 (2002-01-01), Nishihara et al.
patent: 6584525 (2003-06-01), Klingman
patent: 6832117 (2004-12-01), Miyamori
patent: 0 329 418 (1989-05-01), None
patent: 0 871 108 (1998-10-01), None
patent: 04-060719 (1992-02-01), None
patent: 7-503804 (1995-04-01), None
patent: 7-175631 (1995-07-01), None
patent: 10-254696 (1998-09-01), None
patent: 2000-235490 (2000-08-01), None
patent: 2003-518280 (2000-08-01), None
patent: 2000-284945 (2000-10-01), None
patent: 2001-92662 (2001-04-01), None
patent: 2003-208305 (2003-07-01), None
patent: WO 94/14123 (1994-06-01), None
patent: WO 00/46704 (2000-08-01), None
Gonzalez, “Configurable and Extensible Processors Change System Design,” Tensilica, Inc. slide presentation (undated).
Compton et al., “Configurable Computing: A Survey of Systems and Software,” Northwestern University, Dept. of ECE, Technical Report, 1999.
Hauck et al., “The Chimaera Reconfigurable Functional Unit,” IEEE Symposium on FPGAs for Custom Computing Machines, 1997.
Razdan et al., “A High-Performance Microarchitectures with Hardware-Programmable Functional Units,” Published inProc. of MICRO-27, Nov. 1994.
Wang et al., “Hardware/Software Instruction Set Configurability for System-on-Chip Processors,” Tensilica, Inc., paper presented atDesign Automation Conference, Jun. 2001, Las Vegas, Nevada.
PCT Notification of Transmittal of the International Search Report dated Mar. 8, 2004, citing the above references.
PCT/US03/09337; Notification of Transmittal of the International Search Report dated May 28, 2004.
Rosenthal Bernard
Rowen Christopher
Wang Albert
Pan Daniel
Pillsbury Winthrop et al.
Tensilica, Inc.
LandOfFree
High-performance hybrid processor with configurable... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High-performance hybrid processor with configurable..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-performance hybrid processor with configurable... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3743785