High-performance host interface for ATM networks

Details High-performance host interface for ATM networks High-performance host interface for ATM networks

1991-05-28

1993-12-28

Richardson, Robert L.

Multiplex communications

Wide area network

Packet switching

395200, 370 941, G06F 1300

Patent

active

052747689

ABSTRACT:
A host interface 1 for an asynchronous transfer mode (ATM) network comprises a Segmenter 2 and Reassembler 3. The host interface 1 is connected to a Sunshine ATM switch 7 via an electrical to optical converter 6 and an IBM RS/6000 workstation 4 via a MicroChannel bus 5. The Reassembler 3 comprises three components, respectively referred to as the Linked List Manager, Dual Port Reassembly Buffer and SONET Interface and VCI Lookup Controller, that are capable of concurrent operation once they are initialized and configured. Those components are capable of reassembling an ATM cell in less than 2.7 microseconds.

REFERENCES:
patent: 4975906 (1990-12-01), Takiyasu et al.
patent: 5012466 (1991-04-01), Buhrke et al.
patent: 5101404 (1992-03-01), Kunimoto et al.
patent: 5130984 (1992-08-01), Hedlund
patent: 5136584 (1992-08-01), Hedlund
patent: 5144622 (1992-09-01), Takiyasu et al.
Israel Cidon and Inder S. Gopal, "Paris: An Approach To Integrated High-Speed Private Networks," Int'l. Journal of Digital and Analog Cabled Systems, vol. 1, 77-85 (1988).
Bruce S. Davie, "Host Interface Design for Experimental, Very High-Speed Networks".
Anna Hac and Hasan B. Mutlu, "Synchronous Optical Network and Broadband ISDN Protocols," IEEE (1989).
Martina Zitterbart, "High-Speed Transport Components," IEEE Network Magazine, Jan. (1991).
Special Report, "Gigabit Network Testbeds," Computer, Sep. (1990).
H. Abu-Amara, et al., "PSi: A Silicon Compiler For Very Fast Protocol Processing".
Arnould et al., "The Design of Nectar: A Network Backplane for Heterogeneous Multicomputers," Jan. (1989) CMU-CS-89-101.
Cooper et al., "Protocol Implementation on the Nectar Communication Processor," (1990).
H. B. Bakoglu, T. Whiteside, "RISC System/6000 Hardware Overview".
Israel Cidon, Inder S. Gopal, "Paris: An Approach to Integrated High-Speed Private Networks," Int'l Journal of Digital and Analog Cabled Systems, vol. 1 77-85 (1988).
Greaves et al., "The Cambridge Backbone Ring," IEEE Infocom Feb. (1990).
Hopper et al., "Pandor-an Experimental System for Multi-Media Applications".
Advanced Micro Devices, 256.times.48 Content Addressable Memory (CAM) Pub. 08125, Rev. C, Aug. (1988).
Am99C10 256.times.48 Content Addressable Memory Pub. No. DE125.
EPM5127 Data Sheet.
EMP5024 Data Sheet.
Deep First-In First-Out (FIFO) 512.times.9 CMOS Memory Pub. No. 10175 (Aug. 1988).
CHIPS 82C611,82C612 Micro CHIPS: Micro Channel Interface Parts (1988).

Affiliated with

Also associated with

Rating

High-performance host interface for ATM networks does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High-performance host interface for ATM networks, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-performance host interface for ATM networks will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1550379