Communications: electrical – Digital comparator systems
Patent
1994-11-09
1996-05-07
Heyman, John S.
Communications: electrical
Digital comparator systems
G06F 702
Patent
active
055150241
ABSTRACT:
The present invention discloses apparatus and methods for comparing the contents of two digital words and determining whether or not they identically match. The present invention's high speed compare circuit includes a plurality of bit compare block circuits (0 through N) which are coupled in a wired OR configuration to a match line. Each of the bit compare blocks receives a single bit from a first word A to be compared to a corresponding bit in a second word B. A charge share precharge circuit is coupled to the match line for precharging the match line to a voltage level of V.sub.cc /2. A match feed back circuit is also coupled to the match line and the charge precharge circuit to improve the speed at which the match line is precharged to the voltage level of V.sub.cc /2. A latch is coupled to the match line to electrically latch the state of the match line subsequent to the comparison operation. The comparison circuit of the present invention is dynamic and retains its high speed performance characteristics independent of the word lengths being compared.
REFERENCES:
patent: 3958223 (1976-05-01), Cochran
patent: 5059942 (1991-10-01), Burrows
Banerjee Pradip
Chuang Patrick
Ghia Atul V.
Heyman John S.
Sony Corporation of Japan
Sony Electronics Inc.
LandOfFree
High performance dynamic compare circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High performance dynamic compare circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High performance dynamic compare circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1230024