High performance clock system error detection and fault isolatio

Details High performance clock system error detection and fault isolatio High performance clock system error detection and fault isolatio

1986-09-29

1989-01-24

Smith, Jerry

Excavating

G06F 1100

Patent

active

048005649

ABSTRACT:
A method and apparatus for fault testing a clock distribution network for A.C. and D.C. faults. The fault testing apparatus includes test latch circuit means and is adapted to initially test for D.C. (stuck) faults and to thereafter continuously monitor a plurality of clock signal lines to detect A.C. clock faults.

REFERENCES:
patent: 3056108 (1962-09-01), Heineck
patent: 4081662 (1978-03-01), Pehrson
patent: 4144448 (1979-03-01), Pisiotta
patent: 4392226 (1983-07-01), Cook
patent: 4441075 (1984-04-01), McMahon
patent: 4542509 (1985-09-01), Buchanan
patent: 4683570 (1987-07-01), Bedard
patent: 4686677 (1987-08-01), Flora

Affiliated with

Also associated with

Rating

High performance clock system error detection and fault isolatio does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High performance clock system error detection and fault isolatio, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High performance clock system error detection and fault isolatio will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-423477