High performance bit-sliced multiplier circuit

Details High performance bit-sliced multiplier circuit High performance bit-sliced multiplier circuit

1990-04-26

1992-06-30

Nguyen, Long T.

Boots, shoes, and leggings

364749, G06F 752, G06F 738

Patent

active

051269643

ABSTRACT:
An apparatus for performing high performance multiplication in a computer central processor unit which implements a sliced design configuration. Each slice changes its "personality" by virtue of receiving consecutive bits of the multiplicand. The receipt of consecutive bits by each slice eliminates the need for the interconnection of successive slices in separate chips. Thus, the apparatus allows the avoidance of significant timing delays, inherent in such interchip connections, which diminish computer system multiplication performance, and allows the multiply cycle time to be as fast as a latch-to-latch transfer across chips. Each slice may include a binary multiplier for forming a product of two numbers on an iterative basis, an accumulator connected to the multiplier for adding the products from the multiplier, and a carry-out register connected to the accumulator for storing carry-out data.

REFERENCES:
patent: 4800517 (1989-01-01), Asghar et al.
patent: 4941121 (1990-07-01), Zurawski
Zurawski, et al., "Floating Point in the VAX 8800 Family," Digital Technical Journal, No. 4, Feb. 1987, pp. 62-71.

Affiliated with

Also associated with

Rating

High performance bit-sliced multiplier circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High performance bit-sliced multiplier circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High performance bit-sliced multiplier circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1870200