Amplifiers – With semiconductor amplifying device – Including push-pull amplifier
Reexamination Certificate
2011-05-03
2011-05-03
Mottola, Steven J (Department: 2817)
Amplifiers
With semiconductor amplifying device
Including push-pull amplifier
C330S267000
Reexamination Certificate
active
07936217
ABSTRACT:
A complementary amplifier includes an NMOS transistor coupled to a PMOS transistor in a stacked configuration. The NMOS transistor and the PMOS transistor receive and amplify an input signal. The NMOS and PMOS transistors operate as a linear complementary amplifier and provide an output signal. The NMOS and PMOS transistors may have separate bias voltages, which may be selected to overlap the low-to-high and high-to-low transitions of the transconductances of these transistors. The width and length dimensions of the NMOS and PMOS transistors may be selected to match the change in input capacitance and the change in transconductance of the NMOS transistor in moderate inversion region with the change in input capacitance and the change in transconductance of the PMOS transistor in moderate inversion region. The complementary amplifier may have an approximately constant total input capacitance and an approximately constant total transconductance over a range of voltages.
REFERENCES:
patent: 4309665 (1982-01-01), Yamashiro
patent: 5239274 (1993-08-01), Chi
patent: 5568093 (1996-10-01), Holzer
patent: 6828858 (2004-12-01), Larson et al.
patent: WO2006013543 (2006-02-01), None
Wang et al., “A Nonlinear Capacitance Cancellation Technique and its Application to a CMOS Class AB Power Amplifier,” 2001, IEEE Radio Frequency Integrated Circuits Symposium.
Kim et al., “a 13-dB IIP3 Improved Low-Power CMOS RF Programmable Gain Amplifier Using Differential Circuit Transconductance Linearization for Various Terrestrial Mobile D-TV Applications,” Jul. 2006, IEEE Journal of Solid-State Circuits, vol. 41, No. 4.
International Search Report and Written Opinion—PCT/US2008/085085, International Search Authority—European Patent Office—Mar. 17, 2009.
Shameli et al., “A Novel Power Optimization Technique for Ultra-Low Power RFICs” Low Power Electronics and Design, 2006. “ISLPED”06. Proceedings of the 2006 International Symposium on, IEEE, PI, Oct. 1, 2006, pp. 274-279, XP031115564 ISBN: 978-1-59593-462-8 p. 277, left-hand column, lines 5-18; figure 5.
Binkley et al., “Tradeoffs and Optimization in Analog CMOS Design” Mixed Design of Integrated Circuits and Systems, 2007. MIXDES 07. 14TH International Conference on, IEEE, PI, Jun. 1, 2007, pp. 47-60, XP031124345 ISBN: 978-83-922632-4-1 p. 47, left-hand column, line 2-p. 47, right-hand column, line 10 p. 54, right-hand column, line 22-p. 57, left-hand column, line 15; figures 10-12.
Shameli et al., “Ultra-Low Power RFIC Design Using Moderately Inverted MOSFETs: An Analytical/Experimental Study” Radio Frequency Integrated Circuits (RFIC) Symposium, 2006 IEEE, IEEE, Piscataway, NJ, USA, Jun. 11, 2006, pp. 470-473, XP010925174 ISBN: 978-0-7803-9572-5 the whole document.
Kang, et al., “A Highly Linear and Efficient Differential CMOS Power Amplifier with Harmonic Control” IEEE Journal of Solid-State Circuits, vol. 41, No. 6, Jun. 2006, pp. 1314-1322.
Deng Junxiong
Peng Solti
Sahota Gurkanwal Singh
Mobarhan Ramin
Mottola Steven J
Qualcomm Incorporated
LandOfFree
High-linearity complementary amplifier does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High-linearity complementary amplifier, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-linearity complementary amplifier will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2696967