High linearity and low noise CMOS mixer and signal mixing...

Telecommunications – Receiver or analog modulated signal frequency converter – Noise or interference elimination

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C455S278100, C455S130000

Reexamination Certificate

active

10917891

ABSTRACT:
Method and apparatus are provided for high linearity and low noise communication signal mixing. The apparatus includes a high linearity low noise mixer having an input stage coupled to a switch stage by a series-coupled blocking capacitance and input resistance. The input stage includes a buffer with negative feedback, and the switch stage includes a transistor based switch network connected to an amplifier that has feedback resistance and shunting capacitance. The method includes AC coupling an RF signal, increasing a gain of the RF signal, reducing third-order distortion by negatively feeding-back the RF signal, blocking IM2 generated from said gain increasing step, increasing a second-order input intercept point (IIP2) by attenuating the RF signal across a resistance, and applying a local oscillator input to the RF signal.

REFERENCES:
patent: 5859559 (1999-01-01), Hong et al.
patent: 6687491 (2004-02-01), Wieck
patent: 7046980 (2006-05-01), Manku et al.
patent: 7062248 (2006-06-01), Kuiri
patent: 7079825 (2006-07-01), Wieck
patent: 2004/0077324 (2004-04-01), Wieck
patent: 2006/0009186 (2006-01-01), Liu et al.
patent: 2006/0199562 (2006-09-01), Taylor
patent: 1 184 971 (2002-03-01), None
Michiel Steyaert, et al, A Fully-Integrated GPS Receiver Front-End with 40mW Power Consumption, ISSCC 2002, Feb. 6, 2002, 24.1, Leuven, Belgium.
Jan Crols et al, a 1.5 GHz Highly Linear CMOS Downconversion Mixer, IEEE Journal of Solid-State Circuits, vol. 30, No. 7, Jul. 1995, pp. 736-742.
Edwin E. Bautista, et al, A High IIP2 Downconversion Mixer Using Dynamic Matching, IEEE Journal of Solid-State Circuits vol. 30 No. 7, Dec. 2000, pp. 1934-1941.
Rahul Magoon et al, Single-Chip Quad-Band (850/900/1800/1900 MHz) Direct Conversion GSM/GPRS RF Transceiver with Integrated VCOs and Fractional-N Synthesizer, IEEE Journal of Solid-State Circuits vol. 30 No. 7, Dec. 2002, pp. 1710-1720.
Jussi Ryynanen et al, A Single-Chip Multimode Receiver for GSM900, DCS1800, PCS1900, and WCDMA, IEEE Journal of Solid-State Circuits vol. 30 No. 7, Apr. 2003, pp. 594-601.
Danilo Manstretta et al, Second-Order Intermodulation Mechanisms in CMOS Downconverters, IEEE Journal of Solid-State Circuits vol. 30 No. 7, Mar. 2003, pp. 394-406.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

High linearity and low noise CMOS mixer and signal mixing... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High linearity and low noise CMOS mixer and signal mixing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High linearity and low noise CMOS mixer and signal mixing... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3849697

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.