Boots – shoes – and leggings
Patent
1986-03-31
1988-06-14
Lall, Parshotam S.
Boots, shoes, and leggings
364424, 364200, 371 12, G06F 1550, G06F 1100, G06F 1200
Patent
active
047516704
ABSTRACT:
A digital data processor architecture immune from digital computer upset including a non-volatile random access memory for storing past and present values of state variables. An index counter is utilized to offset the store and retrieve instruction base addresses to effect the multiple storage of the state variables in the non-volatile memory. A monitor detects disruptions in data processing and vectors the processor to a reinitialization and restart routine in which the past values of the state variables are utilized.
REFERENCES:
patent: 3781808 (1973-12-01), Ahearn et al.
patent: 4044337 (1977-08-01), Hicks et al.
patent: 4327410 (1982-04-01), Patel et al.
patent: 4493035 (1985-01-01), MacGregor et al.
patent: 4521847 (1985-06-01), Ziehm et al.
patent: 4541050 (1985-09-01), Honda et al.
Barner et al, "Automatic Restart and Checkpoint Retry for an Unattended Earth Station in a Satellite Communication Network", 10/79, pp. 1987-1989, IBM Technical Disclosure Bulletin, vol. 22, No. 5.
Hicks et al, "Instruction Retry Mechanism for a Computer", 1/75, pp. 2239-2242, IBM Technical Disclosure Bulletin, vol. 17, No. 8.
Black Thomas G.
Honeywell Inc.
Lall Parshotam S.
Levine Seymour
Medved Albin
LandOfFree
High integrity digital processor architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High integrity digital processor architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High integrity digital processor architecture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-509228