Electricity: power supply or regulation systems – Self-regulating – Using a three or more terminal semiconductive device as the...
Reexamination Certificate
2001-06-29
2002-12-17
Nguyen, Matthew (Department: 2838)
Electricity: power supply or regulation systems
Self-regulating
Using a three or more terminal semiconductive device as the...
Reexamination Certificate
active
06495997
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to the field of signal conversion and, more particularly, to circuits to scale signal voltage.
BACKGROUND OF THE RELATED ART
In a number of situations, a signal voltage will need to be reduced in order to couple the signal to the next circuit. Although a voltage divider network or circuit can provide a requisite step down in the voltage level of the signal, in certain applications such voltage divider reduction may not provide the adequate performance needed for the driven circuit. When the driven circuit operates at a substantially lower voltage then the driving circuit, a simple voltage divider reduction could introduce significant jitter and skew at the input of the driven circuit. For example, when the signal is a clocking signal and the driven circuit is a processor operating at a sufficiently fast speed, performance problems could be encountered if a reduction of the clocking signal is needed at the input of the processor. State of the art processors of today operate at input clock frequencies of 100 MHz or higher and these clock frequencies are multiplied within the processor chip itself. At these higher frequencies of operation, the processors may operate near or below 1.0 volt level. This is especially true of processors utilized for mobile applications where lower supply voltage for the processor core is imperative in order to conserve battery life.
Although the processor technology has developed to improve the performance of the processors, clock generators have not improved upon the technology to produce lower voltage clocking circuitry. Part of the reason stems from the fact that lower voltage circuits typically are more expensive to manufacture than circuitry utilizing higher supply voltages. Accordingly, many clock vendors continue to produce clock generator chips operating at the supply voltages around 3.3 volts. In order to utilize a 3.3 volt clocking signal to drive a processor operating at a supply voltage of around 1.0 volt or below, the clock signal will need to be reduced to a fraction of its output level in order to drive the processor. Since rail-to-rail transition is much smaller for the reduced voltage signal, jitter at the input is more noticeable during the transition. Although it is possible to increase the slew rate by implementing a large device, a significant increase in the slew rate will most likely introduce undesirable electromagnetic interference (EMI) and in some instances this EMI level is beyond standards permitted for the computing devices at low voltage, it is difficult to increase the slew rate.
As a further problem, some form of over-voltage protection is typically desirable in order to prevent an accidental increase in the input voltage which could damage the processor. Additionally, if the supply operating voltage of the processor drops below a volt (for example, to 0.9 volts) the processor supply voltage is approaching the threshold voltage of the clocking circuit, so that adequate signal transition may be impaired due to the closeness of the supply voltage of the processor to the threshold turn on voltage of the circuitry of the clock generator. Accordingly, for various reasons noted, a solution is needed, especially for lower supply voltage devices, such as the example processor described above.
REFERENCES:
patent: 4829258 (1989-05-01), Volk et al.
patent: 5113129 (1992-05-01), Hughes
patent: 5815107 (1998-09-01), Frankeny et al.
U.S. patent application Ser. No. 09/001,716 filed Dec. 3, 1997.
U.S. patent application Ser. No. 09/021,609 filed Feb. 10, 1998.
http://www.jedec.org/download/search/jes8-9a.pdf “Stub Series Terminated Logic for 2.5 V (SSTL_2)” JEDEC Standard, JESD8-9A.
http://www.jedec.org/download/search/jesd8-6.pdf “High Speed Transceiver Logic (HSTL) A 1.5 V Output Buffer Supply Voltage Based Interface Standard for Digital Integrated Circuit s” EIA/JEDEC Standard, EIA/JESD8-6.
Tien-Yu Wu et al; “A Low Glitch 10-bit 75-MHz CMOS Video D/A Converter” Solid-State Circuits, IEEE Journal of, vol. 30 Issue: 1, Jan. 1995, pp. 68-72.
Hall Garrett W.
Volk Andrew M.
LandOfFree
High impedance current mode voltage scalable driver does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High impedance current mode voltage scalable driver, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High impedance current mode voltage scalable driver will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2988779