High gain read circuit for 3D integrated pixel

Details High gain read circuit for 3D integrated pixel High gain read circuit for 3D integrated pixel

2011-06-21

2011-06-21

Ho, Tuan (Department: 2622)

Television

Camera, system and detail

Solid-state image sensor

Reexamination Certificate

active

07965329

ABSTRACT:
An image sensor includes (a) a first wafer having (i) a photosensitive area; (ii) a charge-to-voltage conversion region; (b) a second wafer having (i) a first amplifier that receives a signal from the charge-to-voltage conversion region; (c) an electrical interconnect connecting the charge-to-voltage conversion region to an input of the amplifier; (d) an electrically biased shield at least partially enclosing at least a portion of the electrical interconnect.

REFERENCES:
patent: 5164831 (1992-11-01), Kuchta et al.
patent: 6642081 (2003-11-01), Patti
patent: 7745250 (2010-06-01), Han
patent: 2007/0018075 (2007-01-01), Cazaux et al.
patent: 2010/0248412 (2010-09-01), Guidash
patent: 2 319 394 (1998-05-01), None
patent: WO 2004/038810 (2004-05-01), None
patent: WO 2006/109937 (2006-10-01), None

Affiliated with

Also associated with

Rating

High gain read circuit for 3D integrated pixel does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High gain read circuit for 3D integrated pixel, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High gain read circuit for 3D integrated pixel will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2682748