High frequency amplifier linearization technique

Details High frequency amplifier linearization technique High frequency amplifier linearization technique

2011-01-04

2011-01-04

Choe, Henry K (Department: 2817)

Amplifiers

With semiconductor amplifying device

Including signal feedback means

C330S288000

Reexamination Certificate

active

07863985

ABSTRACT:
An output stage for an amplifier is provided. The amplifier generally provides for compensation of an error current generated by the base-collector (or gate-drain) capacitance of a common base (or gate) amplifier transistor. The stage accomplishes this by utilizing a three transistor Wilson current mirror to combine the error current with a mirrored bias current to reduce the load current on the common base (or gate) amplifier transistor.

REFERENCES:
patent: 4965510 (1990-10-01), Kriedt et al.
patent: 4999585 (1991-03-01), Burt et al.
patent: 5479133 (1995-12-01), Dow
patent: 6392489 (2002-05-01), Ragan et al.
patent: 6489849 (2002-12-01), Gilbert
patent: 6771124 (2004-08-01), Ezell
patent: 7102440 (2006-09-01), Damitio et al.
patent: 2009/0058522 (2009-03-01), Sugihara et al.

Affiliated with

Also associated with

Rating

High frequency amplifier linearization technique does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High frequency amplifier linearization technique, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High frequency amplifier linearization technique will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2625799