High-efficiency voltage booster circuit operating at very low su

Details High-efficiency voltage booster circuit operating at very low su High-efficiency voltage booster circuit operating at very low su

1997-01-14

1999-03-09

Callahan, Tim

Miscellaneous active electrical nonlinear devices, circuits, and

Specific identifiable device, circuit, or system

With bootstrap circuit

327537, G05F 316

Patent

active

058806288

ABSTRACT:
A voltage booster circuit including a pull-up capacitor connected to the supply line via a PMOS switching transistor. The other terminal of the pull-up capacitor is supplied with a pull-up voltage switching between a first value determining charging of the capacitor, and a second value higher than the first and determining pull-up of the capacitor. A negative voltage source presents an output connected to the control terminal of a switch transistor, and generates a negative voltage of a value lower than the first pull-up voltage value when charging the capacitor, so as to saturate the switch transistor and charge the capacitor to a voltage close to the supply voltage.

REFERENCES:
patent: 4961007 (1990-10-01), Kumanoya et al.
patent: 5162668 (1992-11-01), Chen et al.
patent: 5168174 (1992-12-01), Naso et al.
patent: 5394365 (1995-02-01), Tsukikawa
patent: 5404329 (1995-04-01), Yamagata et al.
patent: 5546296 (1996-08-01), Savignac et al.

Affiliated with

Also associated with

Rating

High-efficiency voltage booster circuit operating at very low su does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High-efficiency voltage booster circuit operating at very low su, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-efficiency voltage booster circuit operating at very low su will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1325210