High differential output impedance setter

Miscellaneous active electrical nonlinear devices – circuits – and – Specific signal discriminating without subsequent control – By amplitude

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

327307, 330258, H03F 345

Patent

active

054382882

ABSTRACT:
A high output impedance setter utilizes a feedback loop to optimally set the gain of a negative impedance converter within a transconductance cell current source to thereby achieve a virtually infinite differential output impedance. The high output impedance setter also utilizes an operational amplifier to offset the inputs of a transconductance cell for a predetermined period commencing upon the application of power to the setter.

REFERENCES:
patent: 4125789 (1978-11-01), Van Schoiack
patent: 4567384 (1986-01-01), Stuhlmiller
patent: 4833345 (1989-05-01), Miller
patent: 4839542 (1989-06-01), Robinson
patent: 4918399 (1990-04-01), Devecchi et al.
patent: 5093634 (1992-03-01), Khoury
patent: 5097489 (1992-03-01), Tucci
IEEE Journal of Solid-State Circuits, Apr. 1991, by Shigetaka Takagi et al. "100-MHz Monolithic Low-Pass Filters with Transmission Zeros Using NIC Integrators".
"Digitally Programmable Continuous Time Linear Phase Lowpass Filter for Hard Disk Drives" Geert A. DeVeirman, Richard G. Yamasak, Silicon Systems, Inc., Tustin, Calif.
IEEE Journal of Solid-State Circuits, vol. 27, No. 2, Feb. 1992, by Bram Nauta "A CMOS Transconductance-C Filter Technique for Very High Frequencies".
Paper 3-B.2, "CMOS Triode Transconductor Continuous Time Filters" by John Pennock, Peter Frith, R. G. Barker, Wilson Microelectronics Ltd. (Reprinted from IEEE CICC, pp. 378-381, 1986).
Paper 3-B.5, "Design Considerations for High-Frequency Continuous-Time Filters and Implementation of an Antialiasing Filter for Digital Video" by Gopinathan, Tsividis, et al. (Reprinted from IEEE J. Solid-State Circuits, vol. SC-25, No. 6, pp. 1368-1378, Dec. '90.
William D. Llewellyn, et al., High-Speed Data Recovery (WAM 1.1: A 33Mb/s Data Synchronizing Phase-Locked-Loop Circuit, presented on Feb. 17, 1988 at the IEEE International Solid-State Circuit Conference.
National Semiconductor Mass Storage Handbook, 1989, pp. 2-29 through 2-63.
Beomsup Kim, High Speed Clock Recovery in VLSI Using Hybrid Analog/Digital Techniques, Memo #UCB/ERL M90/50, Jun. 6, 1990, Elect. Research Lab., UC, Berkeley (particularly p. 81).
Design Review Schematic-Simplified Gain Controlled Amplifier and Exponential AGC Control Combined H.sub.-- AGC and I.sub.-- AMP.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

High differential output impedance setter does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High differential output impedance setter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High differential output impedance setter will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-735751

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.