Electrical connectors – Including elastomeric or nonmetallic conductive portion – Adapted to be sandwiched between preformed panel circuit...
Reexamination Certificate
1999-04-29
2001-01-16
Abrams, Neil (Department: 2839)
Electrical connectors
Including elastomeric or nonmetallic conductive portion
Adapted to be sandwiched between preformed panel circuit...
Reexamination Certificate
active
06174175
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to electrical interconnectors. More particularly, the present invention relates to an electrical interconnector which acts as an interposer between opposing arrays of conductors and may be used for making connection for contact testing of single chips or a full wafer of chips.
2. Background and Related Art
Various techniques exist in the prior art for making the connection of electronic devices to one another at electrical contacts, be the contacts wire bond pads, solder ball contacts or similar type connection points. One reason for making these connections is for device test purposes. Device testing apparatus typically takes the form of an array of test probes which align with the array of electrical contact points on the device to be tested. These probe arrangements, however, have limitations, such as, physical limitation because of the size and spacing of their probes as compared to the size and spacing of contact points in high density devices. Thus, with the increasing density of contacts on chips, for example, it becomes more and more difficult to fabricate probe arrays with probe densities adequate to make proper electrical connection to a chip, wafer or substrate. Another limitation to known probe arrangements resides in the limitations on their clock speed. Typically, the clock speed of such arrangements is limited to no more than around 400 MHz.
In accordance with the teachings of the present invention, a high density Z-axis connector or interposer is provided which allows for making good conformal contact to an array of dense electrical contact points on a chip, wafer or similar electrical device. The connector or interposer may be used between opposing sets or arrays of contacts, as between, for example, the array of contacts on a chip or wafer and the corresponding opposing array of contacts on the underlying substrate. Such an arrangement may, in accordance with the present invention, be used for the electrical testing of the chip, full wafer of chips or substrate or may, alternatively, be used for a more permanent connection between opposing arrays of electrical contacts.
The connector or interposer in accordance with the present invention comprises an array or matrix of closely spaced metal probes or columns held in position in a sheet of insulating material. Although various metals could be used to fabricate the probes, nickel is preferred. Typically, the insulating material would be polyimide and conventional deposition and removal techniques can be used to fabricate the array or matrix of closely spaced metal columns to form the connector or interposer in accordance with the present invention.
In accordance with the present invention, a connector or interposer is provided having an array or matrix of metal columns with each column typically being around 25 microns in diameter, 50 microns long and configured in the matrix so that they are each 50 microns on center in both the X and Y direction. Such an array may be used to test one chip at a time or a full wafer of chips at the same time with an AC bandwidth in excess of 1 GHz.
Accordingly, it is an object of the present invention to provide an electrical connector or interposer which makes good electrical contact between highly dense opposing sets or arrays of electrical contact points.
It is another object of the present invention to provide an electrical connector or interposer which does not require alignment to make good electrical contact between opposing arrays of electrical contact points.
It is a further object of the present invention to provide an electrical connector or interposer which may be used to test a single chip or a full wafer of chips.
It is yet another object of the present invention to provide an electrical connector or interposer which may be used to test a single chip or a full wafer of chips having clock speeds up to 1 GHz.
It is yet a further object of the present invention to provide an electrical connector or interposer which makes good electrical contact to each of a highly dense array of contact points for either temporary or permanent connection.
The foregoing and other objects, features and advantages of the invention will be apparent from the following more particular description of a preferred embodiment of the invention, as illustrated in the accompanying drawings wherein like reference numbers represent like parts of the invention.
REFERENCES:
patent: 4003621 (1977-01-01), Lamp
patent: 4509099 (1985-04-01), Takamatsu et al.
patent: 5033675 (1991-07-01), Shino
patent: 5051366 (1991-09-01), Anderson et al.
patent: 5101553 (1992-04-01), Carey
patent: 5155905 (1992-10-01), Miller, Jr.
patent: 5471151 (1995-11-01), DiFrancesco
patent: 5475318 (1995-12-01), Marcus et al.
patent: 5500605 (1996-03-01), Chang
patent: 5509203 (1996-04-01), Yamashita
patent: 5531022 (1996-07-01), Beaman et al.
patent: 5541522 (1996-07-01), Rosen et al.
patent: 5624268 (1997-04-01), Maeda et al.
patent: 5637176 (1997-06-01), Gilleo et al.
patent: 5833471 (1998-11-01), Selna
patent: 6027346 (2000-02-01), Sinsheimer et al.
patent: 6037786 (2000-03-01), Palagonia
Behfar Alex A.
McHerron Dale Curtis
Perry Charles Hampton
Abrams Neil
Hyeon Hae Moon
International Business Machines - Corporation
Jordan John A.
Townsend Tiffany L.
LandOfFree
High density Z-axis connector does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High density Z-axis connector, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High density Z-axis connector will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2553058