Coded data generation or conversion – Analog to or from digital conversion – Analog to digital conversion
Reexamination Certificate
2007-09-24
2009-02-17
Young, Brian (Department: 2819)
Coded data generation or conversion
Analog to or from digital conversion
Analog to digital conversion
C341S120000
Reexamination Certificate
active
07492299
ABSTRACT:
A readout circuit of an imager that enables analog-to-digital converters (ADCs) to be shared between columns of the imager is provided. Groups of ADCs share a single block of memory for storing signals processed by the ADCs. The ADCs process signals received from one group of columns of pixels and, at a different time, the ADCs process signals from another group of columns of pixels. While one of the signals processed from a column is being stored in a first memory bank, signals previously processed and stored in a second memory bank are being readout of the storage locations and provided downstream for further processing.
REFERENCES:
patent: 5428389 (1995-06-01), Ito et al.
patent: 5748326 (1998-05-01), Thompson-Bell et al.
patent: 5920274 (1999-07-01), Gowda et al.
patent: 6870565 (2005-03-01), Blerkom et al.
patent: 7236650 (2007-06-01), Omori et al.
patent: 2002/0109620 (2002-08-01), Sakuragi
patent: 1 133 148 (2001-09-01), None
patent: 1 133 148 (2001-09-01), None
patent: WO 97/09818 (1997-03-01), None
patent: WO 99/46851 (1999-09-01), None
Aptina Imaging Corporation
Dickstein & Shapiro LLP
Young Brian
LandOfFree
High density row RAM for column parallel CMOS image sensors does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High density row RAM for column parallel CMOS image sensors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High density row RAM for column parallel CMOS image sensors will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4102354