High density ROM in separate isolation well on single with chip

Details High density ROM in separate isolation well on single with chip High density ROM in separate isolation well on single with chip

1983-11-16

1987-07-14

Williams, Jr., Archie E.

Boots, shoes, and leggings

364712, 357 40, G06F 1300, G06F 1516, G06F 748, H01L 2702

Patent

active

046806989

ABSTRACT:
A programmable, high speed, single chip microcomputer includes 4K of RAM, ROM, registers and an ALU. Program can be stored in the on-chip RAM. The first local variable of each process to be executed is a workspace pointer (WPTR), and each process has a respective workspace identified by its WPTR. For each process, addressing of other variables is relative to the current WPTR, which is stored in a workpiece pointer register (WPTR REG). Instructions are constant bit size, having a function portion and a data portion loaded, respectively, into an instruction buffer (IB) and an operand register (OREGTR). Memory address locations are formed by combining the contents of the workspace pointer register and the operand register, or the contents of the A Register and the operand register. A set of "direct functions" obtains data from OREG. "Indirect functions" use the OREG contents to identify other functions, obtaining data from registers other than the operand register. A "prefixing" function (PFIX) develops operands having long bit lengths. Scheduling and descheduling of processes are achieved by forming a linked list within the several workspaces for the active processes. Each workspace identifies the workspace pointer of the next process to be executed. Each workspace contains in memory the identification of the next instruction to be executed for that respective process. A "last pointer" register (LPTR REG.) cooperates in the scheduling operations. Each microcomputer chip can be coupled serially to other such chips on a respective pair of only two wires, each a unidirectional channel. Each channel also has two registers, one for process identification and one for data. Communications are synchronized.

REFERENCES:
patent: 3980992 (1976-09-01), Levy et al.
patent: 3993934 (1976-11-01), Baker et al.
patent: 4074293 (1978-02-01), Kravitz
patent: 4144563 (1979-03-01), Heuer et al.
patent: 4153933 (1979-05-01), Blume, Jr. et al.
patent: 4191996 (1980-03-01), Chesley
patent: 4346459 (0000-01-01), Sud et al.
patent: 4349870 (1982-09-01), Shaw et al.
patent: 4467420 (1984-08-01), Murakami et al.
patent: 4482950 (1984-11-01), Dshkhunian et al.
patent: 4491907 (1985-01-01), Koeppen et al.
patent: 4546454 (1985-10-01), Gupta et al.
Intel Microcomputer Handbook, Jan. 1983, pp. 16-26.
Electronic Design, Oct. 14, 1982, pp. 131-139.
Electronic Design News, Oct. 27, 1982, p. 165.
Barron, "The Transputer," The Microprocessor and Its Application, pp. 343-357 (1978).
"Growing Microfamilies Show Off New Strengths," Electronics Design, vol. 29, No. 1, pp. 64-68 (1981).
Tominage, et al., "High Performance 3 Micrometer Memories," Electronic Engineering, vol. 54, No. 663, pp. 101-109 (Mar. 1982).
Ohzone, et al., "An 8K.times.8 Bit Static MOS RAM Fabricated by n-MOS
-Wel CMOS Technology," IEEE Journal of Solid State, Circuits, vol. SC-15, No. 5, pp. 854-861 (1980).

Affiliated with

Also associated with

Rating

High density ROM in separate isolation well on single with chip does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High density ROM in separate isolation well on single with chip, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High density ROM in separate isolation well on single with chip will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1431062