Glass manufacturing – Processes of manufacturing fibers – filaments – or preforms – Process of manufacturing optical fibers – waveguides – or...
Reexamination Certificate
2001-06-04
2004-03-16
Fortuna, José A. (Department: 1731)
Glass manufacturing
Processes of manufacturing fibers, filaments, or preforms
Process of manufacturing optical fibers, waveguides, or...
C065S413000, C065S429000, C065S391000, C385S129000
Reexamination Certificate
active
06705124
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates generally to the fabrication of planar lightwave circuits. More particularly, the present invention relates to a method and system for a high-density plasma deposition process for fabricating a top clad for an arrayed waveguide grating planar lightwave circuit.
BACKGROUND OF THE INVENTION
Planar lightwave circuits (PLCs) comprise fundamental building blocks for the modern fiber optic communications infrastructure. Planar lightwave circuits are generally devices configured to transmit light in a manner analogous to the transmission of electrical currents in printed circuit boards and integrated circuit devices. Examples include arrayed waveguide grating devices, integrated wavelength multiplexers/demultiplexers, optical switches, optical modulators, wavelength-independent optical couplers, and the like.
PLCs generally involve the provisioning of a series of embedded optical waveguides upon a semiconductor substrate, with the optical waveguides fabricated from a silica glass. Planar lightwave circuits are constructed using the advanced tools and technologies developed by the semiconductor industry. Modern semiconductor electronics fabrication technology can aggressively address the increasing need for integration is currently being used to make PLCs. By using manufacturing techniques closely related to those employed for silicon integrated circuits, a variety of optical elements can be placed and interconnected on the surface of a silicon wafer or similar substrate. This technology has only recently emerged and is advancing rapidly with leverage from the more mature tools of the semiconductor-processing industry.
PLCs are constructed with a number of waveguides precisely fabricated and laid out across a silicon wafer. A conventional optical waveguide comprises an undoped silica bottom clad layer, with at least one waveguide core formed thereon, and a cladding layer covering the waveguide core, wherein a certain amount of at least one dopant is added to both the waveguide core and the cladding layer so that the refractive index of the waveguide core is higher than that of the cladding layer. Fabrication of conventional optical waveguides involves the formation of an undoped silica layer as the bottom clad (BC), usually grown by thermal oxidation upon a silicon semiconductor wafer. The core layer is a doped silica layer, which is deposited by either plasma-enhanced chemical vapor deposition (PECVD) or flame hydrolysis deposition (FHD). An annealing procedure then is applied to this core layer (heated above 1000 C.) not only to expel the undesired chemical substance such as the radicals with bonded hydrogen but also to reduce the inhomogenities of refractive index within the core layer. The waveguide pattern is defined by photolithography on the core layer, and reactive ion etch (RIE) is used to remove the excess doped silica to form waveguide core. A SiO2 cladding layer is then formed through a subsequent deposition process. Finally, the wafer is cut into multiple planar lightwave circuit dies and packaged according to their particular applications.
Prior art
FIG. 1
shows a cross-section view of a conventional planar optical waveguide. As depicted in
FIG. 1
, the planar optical waveguide includes three doped SiO
2
glass cores
10
a
-
10
c
formed over a SiO
2
silica bottom clad
12
. A BPSG top cladding layer
11
covers both the cores
10
a-c
and the bottom clad
12
. As described above, the refractive index of the cores
10
a-c
is higher than that of the top cladding layer
11
and the bottom clad
12
. Consequently, optical signals are confined axially within cores
10
a-c
and propagate lengthwise through cores
10
a-c
. The cores
10
a-c
are typically doped with Germanium to increase their index of refraction.
Arrayed waveguide grating planar lightwave circuits are one of the most precisely manufactured PLCs. Arrayed waveguide grating devices are used to implement multiplexing or demultiplexing functions within a fiber-optic network. A typical arrayed waveguide grating device is configured for multiplexing or demultiplexing, for example, 16 channels with a separation of 100 gigahertz between the channels. Arrayed waveguide grating devices having 40 channels spaced at 50 gigahertz are commercially available, and even more advanced devices having 128 channels spaced at 25 gigahertz have been demonstrated. Such advanced arrayed waveguide grating devices have enabled the provisioning of dense wave division multiplexing (DWDM) fiber-optic networks, which are increasingly being relied upon to handle the geometrically expanding demand for data transfer bandwidth.
The performance of such advanced arrayed waveguide grating devices (e.g., 40 channels or more) is critically dependent upon the performance of the semiconductor manufacturing technologies used to fabricate them. For example, a 128 channel arrayed waveguide grating device will have at least 128 precisely defined optical waveguides fabricated therein. Small defects, anomalies, imperfections, or the like, have very significant impacts upon the performance of an arrayed waveguide grating device. Any such defect, for example, can directly affect the channel isolation of any of the waveguides within the affected area of the defect, cause signal loss from waveguides within the affected area, or the like. Hence, to maintain acceptable yields while providing the required performance, it becomes extremely important to ensure the fabrication of the optical waveguides of the arrayed waveguide grating devices are as precise and deterministic as possible.
Prior art
FIGS. 2A through 2C
depict a top clad deposition process wherein three waveguide cores
21
-
23
are covered during a deposition process to form the top clad (e.g., top cladding layer
11
as shown in FIG.
1
). A well known problem with the fabrication of an arrayed waveguide grating devices is the gap fill of high aspect ratio areas between optical waveguide cores during top clad deposition.
FIG. 2A
shows three cores
21
-
23
out of the numerous waveguide cores comprising, for example, a 16 channel arrayed waveguide grating device.
FIG. 2B
shows three waveguides
21
-
23
at an intermediate step of the top clad deposition process. As shown in
FIG. 2B
, the gaps between cores
21
-
23
have been partially filled by the top clad layer
25
. Subsequently, as shown in
FIG. 2C
, when the top clad deposition process is complete, the gaps between cores
21
-
23
are completely filled and the top clad layer
26
is completely flat and without voids.
Prior art
FIG. 3
shows the problems which occur during a top clad deposition process of a highly integrated PLC device.
FIG. 3
shows three cores
31
-
33
which are more closely spaced with respect to waveguides
21
-
23
of FIG.
2
. As is well known, the closely spaced cores
33
-
31
present high aspect ratio gaps between them which must be filled during the top clad deposition process. The high aspect ratio of the gaps causes micro voids
41
and
42
to form as top clad layer
37
is deposited. The voids
41
-
42
are serious defects which significantly affect the performance of the waveguides comprising cores
31
-
33
. In a case where the defects are not so significant as to create voids, there may be low density areas within the gaps instead of voids. Crystallization will develop in these low density areas. The areas of local crystallization also adversely affects the performance of the waveguides. Typical prior art top clad deposition processes (e.g., PECVD) can only fill gaps larger than 2 microns (e.g., at an aspect ratio of 3) or larger while ensuring the absence of voids or local crystallization problems.
One solution to this problem is to utilize a very gradual top clad “buildup” process, wherein a number of deposition and anneal cycles are used to gradually buildup the thickness of the top clad layer. Successive thin top clad layers (e.g., typically 4 layers at minimum) are deposited and annealed in an attempt to avoid the formation of voids. While
Bornstein Jonathan G.
Zhong Fan
Fortuna Jos'e A.
Lightwave Microsystems Corporation
LandOfFree
High-density plasma deposition process for fabricating a top... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High-density plasma deposition process for fabricating a top..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-density plasma deposition process for fabricating a top... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3200334