High density non-charge-sensing DRAM cell

Details High density non-charge-sensing DRAM cell High density non-charge-sensing DRAM cell

1986-12-08

1988-08-09

Macon, Robert S.

Static information storage and retrieval

Magnetic bubbles

Guide structure

357 22, 357 54, 365185, H01L 2978

Patent

active

047631813

ABSTRACT:
A non-charge-sensing high density dynamic random access memory (DRAM) cell using a trench capacitor as a vertical FET and two active field effect transistors (FETs). A particular bit line is shared by the cells on either side of it; the bit line on one side of a particular cell being used to write to the cell while the bit line on the other side of the cell is used to read from the cell. This dual use of bit lines, plus the use of a vertical FET transistor along one side of a trench capacitor, plus the avoidance for the need of a relatively large storage capacitor since the cell is not read by "dumping" or releasing its charge onto the bit line all aid in making this cell compact and suitable for high density memories. Since the substrate serves as the second source/drain region of the vertical FET, a separate line for this region is eliminated, also contributing substantially to a smaller cell size.

REFERENCES:
patent: 4417325 (1983-11-01), Harari
patent: 4448400 (1984-05-01), Harari
patent: 4612629 (1986-09-01), Harari

Affiliated with

Also associated with

Rating

High density non-charge-sensing DRAM cell does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High density non-charge-sensing DRAM cell, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High density non-charge-sensing DRAM cell will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-921399