Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – With provision for cooling the housing or its contents
Patent
1991-12-02
1993-01-26
Hille, Rolf
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
With provision for cooling the housing or its contents
257724, H01L 2334
Patent
active
051826321
ABSTRACT:
A package for multiple semiconductor integrated circuit chips uses an interconnect structure manufactured by semiconductor processing techniques to provide dense interconnections between chips and to input/output terminals. Chips are thermally connected to a Kovar or molybdenum heatsink. The interconnect structure is constructed by fabricating multiple layers of interconnect metallization on an optically flat glass (or other dielectric) surface patterned into lines and separated by smoothed glass dielectric. The metallization lines are interconnected by vias and lead to pads which are connected to chip pads and to exterior pins or wiring. An interconnect frame allows access to the chips and the interconnect structure to effect wire bonding of the chips to the metallization and provide sealable cavities for the chips. Elastomeric connectors extend through and are aligned by the frame to connect pads on the interconnect structure top to traces on a mother board to which the package is mounted. Chip bonding plates allow chips to be removed from the package and replaced when found defective.
REFERENCES:
patent: 4544989 (1985-10-01), Nakabu et al.
patent: 4677526 (1987-06-01), Muehling
patent: 4731699 (1988-03-01), Nitta et al.
patent: 4742024 (1988-05-01), Sugimoto et al.
patent: 4744007 (1988-05-01), Watari et al.
patent: 4751482 (1988-06-01), Fukuta et al.
patent: 4823234 (1989-04-01), Konishi et al.
patent: 4835598 (1989-05-01), Higuchi et al.
patent: 4860165 (1989-08-01), Cassinelli
patent: 4873615 (1989-10-01), Grabbe
patent: 4939570 (1990-07-01), Bickford et al.
A. C. Adams et al., "Advanced Packaging for VLSI-Based Systems", Suss Report, Nov. 1987, pp. 2-3.
Bill Blood and Allison Casey, "Evaluating MCM Packaging Technology", ASIC Technology and News, Aug. 1991, vol. 3, No. 4, p. 22.
R. E. Thun et al., "Section B-17: Printed and Molded Circuits; Integrated Microcircuits", Insulation/Circuits--Directory/Encyclopedia Issue, Jun./Jul. 1971, pp. 217-231.
Bechtel Richard L.
Hively James W.
Thomas Mammen
Clark S. V.
Hille Rolf
Tactical Fabs, Inc.
LandOfFree
High density multichip package with interconnect structure and h does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High density multichip package with interconnect structure and h, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High density multichip package with interconnect structure and h will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1415798