Static information storage and retrieval – Addressing – Multiplexing
Reexamination Certificate
2007-10-23
2007-10-23
Nguyen, VanThu (Department: 2824)
Static information storage and retrieval
Addressing
Multiplexing
C365S230060, C711S211000
Reexamination Certificate
active
11075395
ABSTRACT:
A memory module comprises a plurality of memory components. Each memory component has a first bit width. The plurality of memory components are configured as one or more pairs of memory components. Each pair of memory components simulates a single virtual memory component having a second bit width which is twice the first bit width.
REFERENCES:
patent: 5247643 (1993-09-01), Shottan
patent: 5703826 (1997-12-01), Hush et al.
patent: 5805520 (1998-09-01), Anglada et al.
patent: 6154418 (2000-11-01), Li
patent: 6453381 (2002-09-01), Yuan et al.
patent: 6518794 (2003-02-01), Coteus et al.
patent: 6681301 (2004-01-01), Mehta et al.
patent: 6785189 (2004-08-01), Jacobs et al.
patent: 6807125 (2004-10-01), Coteus et al.
patent: 6813196 (2004-11-01), Park et al.
patent: 6944694 (2005-09-01), Pax
patent: 6996686 (2006-02-01), Doblar et al.
patent: 2001/0052057 (2001-12-01), Lai et al.
patent: 2002/0088633 (2002-07-01), Kong et al.
patent: 2003/0063514 (2003-04-01), Faue
patent: 2003/0191995 (2003-10-01), Abrosimov et al.
patent: 2003/0210575 (2003-11-01), Seo et al.
patent: 2004/0037158 (2004-02-01), Coteus et al.
patent: 2005/0036378 (2005-02-01), Kawaguchi et al.
Cuppu, Vinodh, et al., “A Performance Comparison of Contemporary DRAM Architectures,”IEEE Proceedings of the 26thInternational Symposium on Computer Architecture, May 2-4, 1999, Atlanta, Georgia, pp. 1-12.
JEDEC Standard No. 21-C, 4.20-2—168 Pin, PC133 SDRAM Registered Design Specification, Revision 1.4, Release 11a, Feb. 2002.
JEDEC Standard No. 21-C, 4.20-3—144 Pin, PC133 SDRAM Unbuffered SO-DIMM, Reference Design Specification, Revision 1.02, Release 11.
JEDEC Standard No. 21-C, DDR SDRAM PC2100 and PC1600 DDR SDRAM Registered DIMM Design Specification, Research 1.3, Release 11b, Jan. 2002.
JEDEC Standard No. 21-C, 4.20.5—184 Pin, PC1600/2100 DDR SDRAM Unbuffered DIMM Design Specification, Revision 1.1, Release 11b.
JEDEC Standard No. 21-C, 4.20.6—200 Pin, PC2700/PC2100/PC1600 DDR SDRAM Unbuffered SO-DIMM Reference Design Specification, Revision 1.1, Release 11b, Apr. 26, 2002.
JEDEC standard JESD79D, “Double Data Rate (DDR) SDRAM Specification,” published Feb. 2004.
Intel Corporation, PC SDRAM Registered DIMM Design Support Document, Revision 1.2, Oct. 1998.
Intel Corporation, 66/100 MHz PC SDRAM 64-Bit Non-ECC/Parity 144 Pin Unbuffered SO-DIMM Specification, Revision 1.0, Feb. 1999.
Bhakta Jayesh R.
Gervasi William M.
Solomon Jeffrey
Knobbe Martens Olson & Bear LLP
Netlist, Inc.
Nguyen Van-Thu
LandOfFree
High-density memory module utilizing low-density memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High-density memory module utilizing low-density memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-density memory module utilizing low-density memory... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3881711