Electricity: electrical systems and devices – Electrostatic capacitors – Fixed capacitor
Patent
1986-08-14
1988-05-10
Pellinen, A. D.
Electricity: electrical systems and devices
Electrostatic capacitors
Fixed capacitor
357 81, 361400, 361414, H05K 720
Patent
active
047440074
ABSTRACT:
A multichip package is comprised of a substrate having a grid of input and output pins disposed on an under surface. Power supply and grounding wire layers are embedded in the substrate. An upper surface of the substrate has a plurality of thin wire layers separated by at least one insulating layer. A plurality of via holes in the insulating layer permit conductive interconnection of the wire layers. A plurality of leadless chip carriers on the upper have tape automated bonding leads that are inner lead bonded to the substrate. The chips are directly connected to the substrate and have a plurality of chip carrier terminals on an under surface that connect to the terminal pads. The chip carrier has a cover made of highly heat conductive material that contacts the back side of at least one mounted chip.
REFERENCES:
patent: 3205469 (1965-09-01), Frank et al.
patent: 3777220 (1973-12-01), Tatusko et al.
patent: 4245273 (1981-01-01), Feinberg et al.
patent: 4398208 (1983-08-01), Murano et al.
patent: 4498122 (1985-02-01), Rainal
patent: 4509096 (1985-04-01), Baldwin et al.
Schuessler et al, "Plating Thru-Holes in Circuit Boards Having Dielectric Layers", IBM Technical Disclosure Bulletin vol. 13, No. 7 12/70 pp. 1831-1832.
Engel et al, "Pneumatically Controlled Assembler", IBM Technical Disclosure Bulletin vol. 23 No. 8 1/81 p. 3622.
Ing, "Chip Cooling", IBM Technical Disclosure Bulletin vol. 13 No. 5 10/70 p. 1060.
Ronkese, "Metal Wool Heat Stud", IBM Technical Disclosure Bulletin, vol. 20 No. 3 8/77 pp. 1122-1123.
Balderes et al, "Universal Air-Cooled Module, IBM Technical Disclosure Bulletin, vol. 21 No. 11 4/79 p. 14476.
Umeta Junzo
Watari Toshihiko
NEC Corporation
Pellinen A. D.
Thompson Gregory P.
LandOfFree
High density LSI package for logic circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High density LSI package for logic circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High density LSI package for logic circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1325119