Miscellaneous active electrical nonlinear devices – circuits – and – Gating – Utilizing three or more electrode solid-state device
Reexamination Certificate
2011-06-07
2011-06-07
Donovan, Lincoln (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Gating
Utilizing three or more electrode solid-state device
C327S534000
Reexamination Certificate
active
07956669
ABSTRACT:
A new power gating structure with robust data retention capability using only one single double-gate device to provide both power gating switch and virtual supply/ground diode clamp functions. The scheme reduces the transistor count, area, and capacitance of the power gating structure, thus improving circuit performance, power, and leakage. The scheme is compared with the conventional power gating structure via mixed-mode physics-based two-dimensional numerical simulations. Analysis of virtual supply/ground bounce for the proposed scheme is also presented.
REFERENCES:
patent: 4611184 (1986-09-01), Kumar
patent: 4871982 (1989-10-01), Williams et al.
patent: 5701017 (1997-12-01), Patel et al.
patent: 5786724 (1998-07-01), Teggatz
patent: 6307421 (2001-10-01), Kawano et al.
patent: 6359498 (2002-03-01), Kurihara et al.
patent: 6912150 (2005-06-01), Portman et al.
patent: 6933744 (2005-08-01), Das et al.
patent: 6947325 (2005-09-01), Kaneda
patent: 2001/0013806 (2001-08-01), Notani
Nowak et al, “Turning Silicon on its Edge,” IEEE Circuits & Devices Magazine, pp. 20-31, Jan./Feb. 2004.
Zhang et ai, “A 3-GHz 70Mb SRAM in 65nm CMOS Technology with Integrated Column-Based Dynamic Power Supply,” 2005 IEEE International Solid State Circuits Conference, Session 26/Non\-Volatile Memory, pp. 474-475 (2005).
T. Sakurai, “Low power digital circuit design,” ESSCIRC, pp. 11-18, Sep. 2004.
S. Kim, et al, “Experimental measurement of a novel power gating structure with intermediate power saving mode,” ISLPED, pp. 20-25, Aug. 2004.
E. Nowak, et al., “Turning Silicon on its edge”, IEEE Circuits Devices Mag., pp. 20-31, Jan./Feb. 2004.
M. -. H. Chiang, et al., “Novel high-density low-power high-performance double-gate logic techniques”, Proc. IEEE Int. SOI Conf., pp. 122-123, Oct. 2004.
K. W. Guarini et al, “Triple-self aligned, planar double-gate MOSFETs: devices and circuits,” IEDM, pp. 425-428, Dec. 2001.
Y. Liu et al, A highly threshold voltage-controllable 4T FinFET with an 8.5-nm-thick Si-Fin channel, IEEE Elec. Dev. Lett., pp. 510-512, Jul. 2004.
Taurs-MEDICI, Synopsis, Inc., 2003.
Y. Taur and T. H. Ning, Fundamentals of modern VLSI devices, New York: Cambridge University Press, 1998.
K. Kim et al, Nanoscale CMOS circuit leakage power reduction by double-gate device, ISLPED, pp. 102-107, Aug. 2004.
S. Narendra et al, “Scaling of stack effect and its application for leakage reduction”, ISLPED, pp. 195-200, Aug. 2001.
Chuang Ching-Te K.
Das Koushik K.
Kim Keunwoo
Cheng Diana J
Donovan Lincoln
International Business Machines - Corporation
Ryan & Mason & Lewis, LLP
LandOfFree
High-density low-power data retention power gating with... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High-density low-power data retention power gating with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-density low-power data retention power gating with... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2686602