Active solid-state devices (e.g. – transistors – solid-state diode – Gate arrays – With particular power supply distribution means
Patent
1997-03-28
1999-11-02
Hardy, David B.
Active solid-state devices (e.g., transistors, solid-state diode
Gate arrays
With particular power supply distribution means
257211, 257206, H01L 27118
Patent
active
059775742
ABSTRACT:
An arrangement and method for making a gate array architecture locates the well taps at the outer corners of each gate cell. The power buses are also located at the outside of the gate cell as well, enabling sharing of the well taps and the power buses. The location of the well taps at the outside corners of the standard cell reduces the number of transistors in a single repeatable cell from eight transistors to four transistors.
REFERENCES:
patent: 4701860 (1987-10-01), Mader
patent: 4727493 (1988-02-01), Taylor, Sr.
patent: 4742019 (1988-05-01), Bechade
patent: 4745084 (1988-05-01), Rowson et al.
patent: 4786904 (1988-11-01), Graham, III et al.
patent: 4864381 (1989-09-01), Seedfeldt et al.
patent: 4928160 (1990-05-01), Crafts
patent: 4975758 (1990-12-01), Crafts
patent: 4978633 (1990-12-01), Seedfeldt et al.
patent: 5055716 (1991-10-01), El Gamel
patent: 5068548 (1991-11-01), El Gamel
patent: 5087839 (1992-02-01), Whittaker et al.
patent: 5214299 (1993-05-01), Gal et al.
patent: 5260881 (1993-11-01), Agrawal et al.
patent: 5289021 (1994-02-01), El Gamal
patent: 5298774 (1994-03-01), Ueda et al.
patent: 5309091 (1994-05-01), El-Ayat et al.
patent: 5329460 (1994-07-01), Agrawal et al.
patent: 5341041 (1994-08-01), El Gamal
patent: 5384472 (1995-01-01), Yin
patent: 5399517 (1995-03-01), Ashtaputre et al.
patent: 5404034 (1995-04-01), Yin
patent: 5420447 (1995-05-01), Waggoner
patent: 5444276 (1995-08-01), Yokota et al.
patent: 5452245 (1995-09-01), Hickman et al.
patent: 5473195 (1995-12-01), Koike
patent: 5493135 (1996-02-01), Yin
patent: 5581202 (1996-12-01), Yano et al.
patent: 5612553 (1997-03-01), Arakawa
patent: 5631478 (1997-05-01), Okumura
Schmitt Jonathan
Statz Timothy V.
Hardy David B.
LSI Logic Corporation
LandOfFree
High density gate array cell architecture with sharing of well t does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High density gate array cell architecture with sharing of well t, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High density gate array cell architecture with sharing of well t will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2138823