Active solid-state devices (e.g. – transistors – solid-state diode – Gate arrays
Patent
1995-12-29
1999-11-23
Hardy, David B.
Active solid-state devices (e.g., transistors, solid-state diode
Gate arrays
257207, 257211, H01L 2710
Patent
active
059905026
ABSTRACT:
A gate array cell architecture is provided with routing tracks at variable track pitches, thereby increasing the density of the architecture. Orientation of the devices in the gate cells perpendicularly to the routing tracks in the second metallization layer provides an increased porosity in this layer. The orientation allows an N channel device to be made smaller than a P channel device within a gate cell, to provide balanced devices. The perpendicular orientation also provides more contact points for source or drain. When the mulitple contacts are used to connect the device to a power source, the multiple contacts reduce the effective resistance and increase the reliability of the devices.
REFERENCES:
patent: 4701860 (1987-10-01), Mader
patent: 4727493 (1988-02-01), Taylor, Sr.
patent: 4742019 (1988-05-01), Bechade
patent: 4745084 (1988-05-01), Rowson et al.
patent: 4786904 (1988-11-01), Graham, III et al.
patent: 4864381 (1989-09-01), Seefeldt et al.
patent: 4928160 (1990-05-01), Crafts
patent: 4975758 (1990-12-01), Crafts
patent: 4978633 (1990-12-01), Seefeldt et al.
patent: 5055716 (1991-10-01), El Gamel
patent: 5068548 (1991-11-01), El Gamel
patent: 5087839 (1992-02-01), Whittaker et al.
patent: 5214299 (1993-05-01), Gal et al.
patent: 5260881 (1993-11-01), Agrawal et al.
patent: 5289021 (1994-02-01), El Gamal
patent: 5298774 (1994-03-01), Ueda et al.
patent: 5309091 (1994-05-01), El-Ayat et al.
patent: 5329460 (1994-07-01), Agrawal et al.
patent: 5341041 (1994-08-01), El Gamal
patent: 5384472 (1995-01-01), Yin
patent: 5399517 (1995-03-01), Ashtaputre et al.
patent: 5404034 (1995-04-01), Yin
patent: 5420447 (1995-05-01), Waggoner
patent: 5444276 (1995-08-01), Yokota et al.
patent: 5452245 (1995-09-01), Hickman et al.
patent: 5473195 (1995-12-01), Koike
patent: 5493135 (1996-02-01), Yin
patent: 5581202 (1996-12-01), Yano et al.
patent: 5612553 (1997-03-01), Arakawa
patent: 5631478 (1997-05-01), Okumura
Hardy David B.
LSI Logic Corporation
LandOfFree
High density gate array cell architecture with metallization rou does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High density gate array cell architecture with metallization rou, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High density gate array cell architecture with metallization rou will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1224553