Active solid-state devices (e.g. – transistors – solid-state diode – Gate arrays – Having specific type of active device
Patent
1996-03-08
1997-12-16
Thomas, Tom
Active solid-state devices (e.g., transistors, solid-state diode
Gate arrays
Having specific type of active device
257204, H01L 2710
Patent
active
056988737
ABSTRACT:
A base cell design is disclosed, which base cell design includes ten transistor base cell design that includes (1) a first group of four n-type transistors; (2) a second group of four p-type transistors; and (3) a third group of two n-type transistors. The transistors in the first and second groups have substantially the same gate widths, while the transistors of the third group have a substantially smaller gate width. Further, the transistors of the first and second groups all have gates that are aligned in parallel with a first axis, and the transistors of the third group all have gates that are aligned in parallel with a second axis that is substantially perpendicular to the first axis. The first and second groups of transistors each contain at least one set of two transistors which are connected in series and share a source/drain region.
REFERENCES:
patent: 3968478 (1976-07-01), Mensch, Jr.
patent: 4431928 (1984-02-01), Skokan
patent: 4600995 (1986-07-01), Kinoshita
patent: 4668972 (1987-05-01), Sato et al.
patent: 4766475 (1988-08-01), Kawashima
patent: 4816887 (1989-03-01), Sato
patent: 4864381 (1989-09-01), Seefeldt et al.
patent: 4893168 (1990-01-01), Takahashi et al.
patent: 4910680 (1990-03-01), Hiwatashi
patent: 4920398 (1990-04-01), Yoshio et al.
patent: 4947233 (1990-08-01), Aso
patent: 4975758 (1990-12-01), Crafts
patent: 4978633 (1990-12-01), Seefeldt et al.
patent: 4987578 (1991-01-01), Akins et al.
patent: 4988636 (1991-01-01), Masleid et al.
patent: 4992845 (1991-02-01), Arakawa et al.
patent: 5019889 (1991-05-01), Yoshio et al.
patent: 5045913 (1991-09-01), Masleid et al.
patent: 5063429 (1991-11-01), Crafts
patent: 5162893 (1992-11-01), Okano
patent: 5291043 (1994-03-01), Arakawa
patent: 5300796 (1994-04-01), Shintani
patent: 5341041 (1994-08-01), El Gamal
patent: 5347150 (1994-09-01), Sakai et al.
patent: 5365091 (1994-11-01), Yamagishi
patent: 5367187 (1994-11-01), Yuen
patent: 5422441 (1995-06-01), Iruka
patent: 5581202 (1996-12-01), Yano et al.
Cheryl Ajluni, "Base Cell Design Spawns Advanced Arrays," Electronic Design, Sep. 19, 1994.
Japanese Application No. 62-193525, vol. 13, No. 230, (E-764), May 26, 1989 .
Colwell Michael J.
Lee Teh-Kuin
Hardy David B.
LSI Logic Corporation
Thomas Tom
LandOfFree
High density gate array base cell architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High density gate array base cell architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High density gate array base cell architecture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-209485