Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Assembly of plural semiconductive substrates each possessing...
Reexamination Certificate
2007-09-18
2007-09-18
Lebentritt, Michael (Department: 2812)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Assembly of plural semiconductive substrates each possessing...
C438S027000, C438S064000, C438S125000, C438S613000, C257SE21001
Reexamination Certificate
active
10989882
ABSTRACT:
This is an interconnection between electronic devices and other assemblies (e.g. printed circuits). The electronic devices are mounted on high temperature insulating bases, such as ceramic substrates. The insulating base has a conductive pattern to connect the electronic device to another assembly. The conductive pattern terminates in metal bumps capable of being connected to another assembly (e.g. a printed circuit) by a conductive adhesive or metallurgically by soldering, thermocompression, thermosonic or ultrasonic bonding. The bumps are formed by applying a metal with a melting point over 350° C. to contact pads of the conductive pattern of the insulating base, and raising the temperature of the base above the melting point of the metal causing the molten metal to draw back on to the contact pads forming a convex bump. In one embodiment metal bumps are formed on the conductive pattern of the lid of an electronic package and welded through a sealing layer to the ring frame of the package, and through the ring frame connected to the conductive pattern of the base of the package.
REFERENCES:
patent: 3663184 (1972-05-01), Wood et al.
patent: 4742023 (1988-05-01), Hasegawa
patent: 5347710 (1994-09-01), Gall et al.
patent: 5627406 (1997-05-01), Pace
patent: 5656858 (1997-08-01), Kondo et al.
patent: 5744752 (1998-04-01), McHerron et al.
patent: 5790384 (1998-08-01), Ahmad et al.
patent: 5793105 (1998-08-01), Pace
patent: 5866441 (1999-02-01), Pace
patent: 5904499 (1999-05-01), Pace
patent: 5953814 (1999-09-01), Sozansky et al.
patent: 5969418 (1999-10-01), Belanger, Jr.
patent: 6069026 (2000-05-01), Terrill et al.
patent: 6077725 (2000-06-01), Degani et al.
patent: 6159837 (2000-12-01), Yamaji et al.
patent: 6165820 (2000-12-01), Pace
patent: 6206269 (2001-03-01), Olofsson
patent: 6388264 (2002-05-01), Pace
patent: 6409398 (2002-06-01), Nakaya et al.
patent: 6613605 (2003-09-01), Pace
patent: 6614110 (2003-09-01), Pace
Lebentritt Michael
McCormack John F
Roman Angel
LandOfFree
High density electronic interconnection does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High density electronic interconnection, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High density electronic interconnection will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3769918