Static information storage and retrieval – Magnetic bubbles – Guide structure
Patent
1995-06-06
1997-02-04
Gossage, Glenn
Static information storage and retrieval
Magnetic bubbles
Guide structure
395250, 395872, 395431, 395437, 365 78, 36518912, 364DIG1, 3642387, 3642392, 364249, G06F 1316, G06F 1312
Patent
active
056008155
ABSTRACT:
A buffer memory architecture, method, and chip floor plan allows for significant reduction in the physical area required for a buffer memory of any given size in a microelectronic device. Buffer applications wherein random access to the buffered data is not required use a CMOS dynamic serial memory with p-channel devices supplied with a voltage less positive than the voltage supplied to their respective n-wells. In a particular embodiment, three memory stages are used in a cascaded fashion. The first and third memory stages store data on a parallel basis, while the second memory stage stores data on a serial basis. The second memory stage can be fabricated using much less chip area per bit than the first and third memory stages. Significant area reduction is achieved because the second memory stage eliminates addressing overhead associated with conventional high-density memory schemes, and low voltage power supplies permit relaxation of latch-up prevention layout rules.
REFERENCES:
patent: 3491341 (1970-01-01), Alaimo
patent: 3736568 (1973-05-01), Snook
patent: 3859640 (1975-01-01), Eberlein et al.
patent: 3968478 (1976-07-01), Mensch, Jr.
patent: 4084154 (1978-04-01), Panigrahi
patent: 4393464 (1983-07-01), Knapp et al.
patent: 4513392 (1985-04-01), Shenk
Yeung et al., "A 300 MHz Bipolar-CMOS Video Shift Register with FIFO", IEEE International Solid State Circuits Conference, pp. 56, 57 and 388.
Walker, Steve, "Serial Interface Buffers Parallel Data", EDN Electrical Design News, vol. 32, No. 12, pp. 208 and 210, Jun. 11, 1987.
Rosenberg, Jerry and John Wiley & Sons, Dictionary of Computers, Information Processing and Telecommunications, pp. 565-567, 1987.
Mano, Morris M., Computer Engineering: Hardware Design, Prentice Hall, pp. 72-73 and 156-158, 1988.
Microsoft Press: Computer Dictionary, Microsoft Press, pp. 354-355, 1994.
Lin Chong M.
Werner Raymond J.
Bragdon Reginald G.
Gossage Glenn
Seiko Epson Corporation
LandOfFree
High density buffer memory architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High density buffer memory architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High density buffer memory architecture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-688517