Active solid-state devices (e.g. – transistors – solid-state diode – Integrated circuit structure with electrically isolated... – Including dielectric isolation means
Reexamination Certificate
2007-08-07
2007-08-07
Louie, Wai-Sing (Department: 2814)
Active solid-state devices (e.g., transistors, solid-state diode
Integrated circuit structure with electrically isolated...
Including dielectric isolation means
C257S118000, C257S244000, C257S466000, C257S594000
Reexamination Certificate
active
10925339
ABSTRACT:
A memory device having decreased cell size and having transistors with increased channel widths. More specifically, pillars are formed in a substrate such that sidewalls are exposed. The sidewalls of the pillars and the top surface of the pillars are covered with a gate oxide and a polysilicon layer to form a channel through the pillars. The current path through the channel is approximately equal to twice the height of the pillar plus the width of the pillar. The pillars are patterned to form non-linear active area lines having angled segments. The polysilicon layer is patterned to from word lines that intersect the active area lines at the angled segments.
REFERENCES:
patent: 6410948 (2002-06-01), Tran et al.
patent: 6642090 (2003-11-01), Fried et al.
patent: 2005/0170604 (2005-08-01), Orlowski et al.
patent: 2005/0224800 (2005-10-01), Lindert et al.
patent: 2006/0003596 (2006-01-01), Fucsko et al.
patent: WO 2004/038770 (2004-05-01), None
C.H. Lee, et al., Novel Body Tied FinFET Cell Array Transistor DRAM with Negative Word Line Operation for sub 60nm Technology and beyond, 2004 Symposium on VLSI Technology Digest of Technical Papers.
F. Fishburn, et al., A 78nm 6F2DRAM Technology for Multigigabit Densities, 2004 Symposium on VLSI Technology Digest of Technical Papers.
R. Katsumata, et al., Fin-Array-FET on bulk silicon for sub-100 nm Trench Capacitor DRAM, 2003 Symposium on VLSI Technology Digest of Technical Papers.
T. Park, et al., Fabrication of Body-Tied FinFETs (Omega MOSFETs) Using Bulk Si Wafers, 2003 Symposium on VLSI Technology Digest of Technical Papers.
Mouli Chandra
Tran Luan
Wang Hongmei
Fletcher Yoder
Louie Wai-Sing
Micro)n Technology, Inc.
LandOfFree
High density access transistor having increased channel... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High density access transistor having increased channel..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High density access transistor having increased channel... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3834876