Fishing – trapping – and vermin destroying
Patent
1995-07-07
1996-11-26
Tsai, H. Jey
Fishing, trapping, and vermin destroying
437 60, 437919, H01L 2170, H01L 2700
Patent
active
055785166
ABSTRACT:
A method for manufacturing an array of dynamic random access memory (DRAM) cells having high capacitance stacked capacitors, is accomplished. The method involves forming node contact openings to the capacitor source/drain contact areas of the field effect transistors, and forming the capacitor bottom electrodes using patterned layers of heavily doped and undoped polysilicon. The selective etch property of the heavily doped polysilicon to the undoped polysilicon is used to form bottom electrodes having sidewall spacers extending upward and increasing the effective capacitor area. After doping the bottom electrode by either ion implantation or out-diffusion, the stacked capacitors on the array of DRAM cells is completed by forming an inter-electrode dielectric layer on the bottom electrode surfaces and forming a top electrodes from a patterned doped polysilicon layer.
REFERENCES:
patent: 4742018 (1988-05-01), Kimura et al.
patent: 5071781 (1991-12-01), Seo et al.
patent: 5137842 (1992-08-01), Chan et al.
patent: 5219780 (1993-06-01), Jun
patent: 5234858 (1993-08-01), Fazan et al.
patent: 5266512 (1993-11-01), Kirsch
patent: 5273925 (1993-12-01), Yamanaka
patent: 5286668 (1994-02-01), Chou
Saile George O.
Tsai H. Jey
Vanguard International Semiconductor Corporation
LandOfFree
High capacitance dynamic random access memory manufacturing proc does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High capacitance dynamic random access memory manufacturing proc, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High capacitance dynamic random access memory manufacturing proc will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1972611