Static information storage and retrieval – Magnetic bubbles – Guide structure
Patent
1990-12-20
1994-05-17
Dixon, Joseph L.
Static information storage and retrieval
Magnetic bubbles
Guide structure
395800, 395DIG1, 365 49, 36518904, G06F 1200, G06F 1300, G06F 1578, G11C 1500
Patent
active
053136055
ABSTRACT:
A hierarchical memory which includes a backing store read/write memory (18) for storing first words, and a read-only memory RAM (60) for storing frequently used words. The buffer store has two parts, a cache RAM (64) and a two-word queue (62) comprised of two fetch buffers. The cache RAM is provided for storing a copy of some of the word stored in the backing store in accordance with a use algorithm. The ROM, queue buffers and cache RAM are simultaneously searched to see if the address for requested words is in either of them. If not, a fetch (76) is made of the backing store (18) and the words are written into the fetch buffers. The next time that address is presented, the fetch buffers are written into the cache and simultaneously read out to the bus. A first Y-mux (63) is provided between the ROM and the cache RAM for multiplexing the appropriate ROM columns to drive the Cache RAM bit lines directly when an internal micro-address is selected. The word positions within a row of the ROM are so ordered as to enable multiple words to be read out simultaneously regardless of what starting address is presented to the ROM. A second Y-mux (67) is provided between the cache RAM and the bus (19) for multiplexing the multiple words. The second Y-mux is controlled by at least one bit of the internally selected address. A multiplexer (74) is connected to the second Y-mux for shifting its input an appropriate amount according to bits of the starting address, such that the correct words are read out in the correct position.
REFERENCES:
patent: 4488265 (1984-12-01), Kotecha
patent: 4769788 (1988-09-01), Poeppelman et al.
patent: 4816700 (1989-03-01), Imel
patent: 5023844 (1991-06-01), Arnold et al.
patent: 5163140 (1992-11-01), Stiles et al.
patent: 5185872 (1993-02-01), Arnold et al.
"80960CA 32-Bit High Performance Embedded Processor Data Sheet", Intel Sep. 1989 pp. 1-55.
"80960CA User's Manual", Intel, Appendices A and B, 1989.
McGeady, "The i960CA SuperScalar Implementation of the 80960 Architecture," IEEE, Jan. 1990, pp. 232-240.
Wilson, "Multiple Instruction Dispatch Drives RISC Chip to 66 Mips," Oct. 1989, Computer Design Mag., pp. 22, 24, 25.
Ryan, "Intel's 80960: An Architecture Optimized for Embedded Control" IEEE, Micro Jun. 1988, pp. 63-76.
Hinton et al., "Microarchitecture of the 80960 High-Integration Processor", IEEE, May 1988, pp. 362-365.
Hinton, "80960-Next Generation" IEEE, Apr. 1989 pp. 13-17.
Huck Scott
Shenoy Sunil
Smith Frank S.
Dixon Joseph L.
Intel Corporation
Lamb Owen L.
Whitfield Michael A.
LandOfFree
High bandwith output hierarchical memory store including a cache does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High bandwith output hierarchical memory store including a cache, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High bandwith output hierarchical memory store including a cache will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-884569