High bandwidth phase locked loop (PLL)

Details High bandwidth phase locked loop (PLL) High bandwidth phase locked loop (PLL)

2006-10-03

2006-10-03

Callahan, Timothy P. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

C327S160000, C327S115000, C327S116000

Reexamination Certificate

active

07116144

ABSTRACT:
A phase locked loop (PLL) is provided. In one implementation, the PLL includes a feedback loop having a frequency multiplier and an integer divider to generate a divided signal. The PLL includes a re-sampling circuit operable to re-sample one or more digital pulses of the divided signal using one or more phase signals if a multiplication factor of the frequency multiplier does not divide evenly into the integer divisor.

REFERENCES:
patent: 5959502 (1999-09-01), Ovens et al.
patent: 6114914 (2000-09-01), Mar
patent: 6456959 (2002-09-01), Kattan
patent: 6542013 (2003-04-01), Volk et al.

Affiliated with

Also associated with

Rating

High bandwidth phase locked loop (PLL) does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High bandwidth phase locked loop (PLL), we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High bandwidth phase locked loop (PLL) will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3716390