Boots – shoes – and leggings
Patent
1992-09-16
1994-04-26
Lee, Thomas C.
Boots, shoes, and leggings
395325, 364229, 364240, 3642402, 3642405, 364DIG1, G06F 1340
Patent
active
053075064
ABSTRACT:
A parallel processor has a plurality of communication buses advantageously interconnecting the arithmetic processor elements, the memory controller elements, a global controller circuitry, and input/output processors. The processor preferably has at least one central processing unit cluster, the cluster having at least one integer processor and one floating point processor. A plurality of I/F buses interconnect the integer and floating point processors of a cluster for communications therebetween. Integer load buses connect the integer processors of each cluster and selectively connect those processors to the memory controllers for transferring data from memory to the clusters and for providing inter-integer processor data communications. A plurality of floating point load buses connect the floating point processors of the clusters to selected memory controllers for transferring data from the controllers to the floating point processors and for providing inter-floating point processor data communications. A plurality of physical address buses provide one-way communications for transferring memory addresses from the integer processors to the memories and a plurality of storage buses connect the floating point processors to the memory controllers along a one-way communications path for transferring data to be stored in the memories. The hardware architecture provides advantageous communications between the elements of the data processing system for enabling wide bandwidth communications and high instruction throughput.
REFERENCES:
patent: 4075704 (1978-02-01), O'Leary
patent: 4245344 (1981-01-01), Richter
patent: 4356550 (1982-10-01), Katzman et al.
patent: 4414624 (1983-11-01), Summer, Jr. et al.
patent: 4527237 (1985-07-01), Frieder et al.
patent: 4577273 (1986-03-01), Hopper et al.
patent: 4580215 (1986-04-01), Morton
patent: 4760518 (1988-07-01), Potash et al.
patent: 5179689 (1993-01-01), Leach et al.
Fisher et al, "VLIW Machines: Multiprocessors We Can Actually Program," Dept. of Computer Science, Yale University.
Tjaden et al, "Detection and Parallel Execution of Independent Instructions," IEEE Transactions on Computers, vol. C-19, No. 10 Oct. 1970, pp. 889-895.
Hack, "Peak vs. Sustained Performance in Highly Concurrent Vector Machines," Computer, Sep. 1986, pp. 11-19.
Fisher, "The VLIW Machine: A Multiprocessor for Compiling Scientific Code," Computer, Jul. 1984, pp. 45-53.
Fisher et al, "Parallel Processing: A Smart Compiler and a Dumb Machine," Dept. of Computer Science, Yale University.
Riseman et al, "The Inhibition of Potential Parallelism by Conditional Jumps," IEEE Transactions on Computers, Dec. 1972, Short Notes, pp. 1405-1415,
Amdahl, "Validity of the Single Processor Approach to Achieving Large Scale Computing Capabilities," Spring Joint Computer Conf., 1967, pp. 483-485.
Fisher, "The Optimization of Horizontal Microcode Within and Beyond Basic Beyond Basic Blocks: An Application of Processor Scheduling with Resources," U.S. Department of Energy Report, Mathematics and Computing, COO-3077-161.
Colwell Robert P.
O'Donnell John
Papworth David B.
Digital Equipment Corporation
Lee Thomas C.
Maloney Denis
Von Buhr Maria N.
LandOfFree
High bandwidth multiple computer bus apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High bandwidth multiple computer bus apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High bandwidth multiple computer bus apparatus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1719381