Electrical computers and digital processing systems: multicomput – Multicomputer synchronizing
Reexamination Certificate
2011-01-11
2011-01-11
Duong, Oanh (Department: 2455)
Electrical computers and digital processing systems: multicomput
Multicomputer synchronizing
C709S224000, C714S001000, C718S001000
Reexamination Certificate
active
07870296
ABSTRACT:
A high availability system includes a first server computer for a first virtual computer and a first hypervisor and a second server computer for a second virtual computer and a second hypervisor. The first virtual computer executes a processing and the second virtual computer executes the processing behind from the first virtual computer. Information associated with an event is transmitted. The event provides an input to the first virtual computer. In the second hypervisor, a control unit performs, control based on the information to match the execution state of the second virtual computer and that of the first virtual computer, and control associated with the information, when the event associated with the information is predetermined one of an I/O completion interrupt from the first virtual storage and an interrupt handler call corresponding to the interrupt, after the interrupt from the second virtual storage corresponding to the interrupt is caught.
REFERENCES:
patent: 5488716 (1996-01-01), Schneider et al.
patent: 2006/0123416 (2006-06-01), Cibrario Bertolotti et al.
patent: 2007/0156969 (2007-07-01), Tian et al.
patent: 2007/0239804 (2007-10-01), Armstrong et al.
patent: 2008/0201711 (2008-08-01), Amir Husain
patent: 2009/0172661 (2009-07-01), Zimmer et al.
patent: 2009/0183173 (2009-07-01), Becker et al.
patent: 2009/0210888 (2009-08-01), Lee et al.
patent: 2009/0240904 (2009-09-01), Austruy et al.
patent: 2009/0292858 (2009-11-01), Lambeth et al.
patent: 2009/0313447 (2009-12-01), Nguyen et al.
patent: 2009/0319580 (2009-12-01), Lorenz et al.
patent: 2010/0235836 (2010-09-01), Bratanov
T.C. Bressoud et al., “Hypervisor-Based Fault-Tolerance,” ACM Trans. on Computer Systems, vol. 14, No. 1, Feb. 1996, pp. 80-107.
U.S. Appl. No. 12/233,461, filed Sep. 18, 2008, Kimura.
Fukutomi Kazuhiro
Kimura Tetsuro
Duong Oanh
Kabushiki Kaisha Toshiba
Ohlandt Greeley Ruggiero & Perle L.L.P.
LandOfFree
High availability system and execution state control method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High availability system and execution state control method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High availability system and execution state control method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2721756