Hierarchy encoding system of multi-level image through dither co

Details Hierarchy encoding system of multi-level image through dither co Hierarchy encoding system of multi-level image through dither co

1992-03-11

1993-10-05

Coles, Sr., Edward L.

Facsimile and static presentation processing

Facsimile

Specific signal processing circuitry

358429, H04N 141

Patent

active

052510468

ABSTRACT:
A multi-level image is encoded through dither conversion and hierarchy encoding with high image compression ratio and satisfactory image quality for low resolution images. An original multi-level image is first reduced so that a plurality of reduced images are obtained. Each reduced multi-layer image is then dithered to bi-level image, and finally each dithered bi-level image is encoded starting the smallest and the lowest resolution image to the largest and the highest resolution image. No temporary memory for reduced multi-level image is necessary, as a common multi-level line memory (LM2, LM3, LM4) doubles for storing a reduced multi-level image and a temporary memory for effecting dither conversion.

REFERENCES:
patent: 4905294 (1990-02-01), Sugiura et al.
patent: 4924509 (1990-05-01), Yokomizo
patent: 4947259 (1990-08-01), Katsuta
patent: 5067027 (1991-11-01), Yano

Affiliated with

Also associated with

Rating

Hierarchy encoding system of multi-level image through dither co does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Hierarchy encoding system of multi-level image through dither co, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hierarchy encoding system of multi-level image through dither co will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1008683